- Components/
- In Stock/
- Renesas Electronics Corporation./
M30843FJFP
M30843FJFP | |
|---|---|
| Manufacturer Part Number | M30843FJFP |
| Manufacturer | Renesas Electronics Corporation. |
| M30843FJFP datasheets |
|
Availability: In stock
International delivery:
PrevNext
M
3
2
C
8 /
4
G
o r
u
p
(
M
3
2
C
8 /
, 4
M
3
2
12. Watchdog Timer
The watchdog timer monitors the program executions and detects defective program. It allows the micro-
computer to trigger a reset or to generate an interrupt if the program error occurs. The watchdog timer
contains a 15-bit counter, which is decremented by the CPU clock that the prescaler divides. The CM06 bit
in the CM0 register determines whether a watchdog timer interrupt request or reset is generated if the
watchdog timer underflows. The CM06 bit can only be set to "1" (reset). Once the CM06 bit is set to "1", it
cannot be changed to "0" ( watchdog timer interrupt) by program. The CM06 bit is set to "0" only after reset.
When the main clock, on-chip oscillator clock, or PLL clock runs as the CPU clock, the WDC7 bit in the
WDC register determine whether the prescaler divides the clock by 16 or by 128. When the sub clock runs
as the CPU clock, the prescaler divides the clock by 2 regardless of the WDC7 bit setting. Watchdog timer
cycle is calculated as follows. Marginal errors, due to the prescaler, may occur in watchdog timer cycle.
When the main clock, on-chip oscillator clock, or PLL clock is selected as the CPU clock,
Watchdog timer cycle =
When the sub clock is selected as the CPU clock,
Watchdog timer cycle =
For example, if the CPU clock frequency is 30MHz and the prescaler divides it by 16, the watchdog timer
cycle is approximately 17.5 ms.
The watchdog timer is reset when the WDTS register is set and when a watchdog timer interrupt request is
generated. The prescaler is reset only when the microcomputer is reset. Both watchdog timer and prescaler
stop after reset. They begin counting when the WDTS register is set.
The watchdog timer and prescaler stop in stop mode, wait mode and hold state. They resume counting
from the value held when the mode or state is exited.
Figure 12.1 shows a block diagram of the watchdog timer. Figure 12.2 shows registers associated with the
watchdog timer.
CPU Clock
HOLD Signal
Write to WDTS Register
Internal Reset Signal
CM06, CM07 : Bits in the CM0 Register
WDC7 : Bit in the WDC Register
PM22 : Bit in the PM2 Register
Figure 12.1 Watchdog Timer Block Diagram
Page 131
R
e
. v
1
0 .
1
J
u
. l
0
, 7
2
0
0
5
R
E
J
0
9
B
0
0
3
6
0 -
1
0
1
C
8 /
4
) T
Divide-by-16 or -128 prescaler x counter value of watchdog timer (32768)
CPU clock
Divide-by-2 prescaler x counter value of watchdog timer (32768)
CPU clock
Prescaler
CM07 = 0
WDC7 = 0
1/16
PM22 = 0
CM07 = 0
WDC7 = 1
1/128
CM07 = 1
1/2
On-chip Oscillator Clock
PM22 = 1
f o
4
9
5
12. Watchdog Timer
CM06 = 0
Watchdog Timer
Interrupt Request
Watchdog Timer
Reset
CM06 = 1
Set to
7FFF
16
Related parts for M30843FJFP | |||
|---|---|---|---|
| Part Number | Description | Manufacturer | Datasheet |
|
|
Renesas 16/32-bit Single-chip Microcomputer M16c Family / M32c/80 Series | Renesas Electronics Corporation. |
|
|
|
Renesas Electronics Corporation. | ||
|
|
IC M32C/87 MCU FLASH 144LQFP | Renesas Electronics America |
|
|
|
IC M32C MCU FLASH 320K 100LQFP | Renesas Electronics America |
|
|
|
IC M32C MCU FLASH 512K 100LQFP | Renesas Electronics America |
|
|
|
IC M32C MCU FLASH 512K 100LQFP | Renesas Electronics America |
|
|
|
IC M32C MCU FLASH 100LQFP | Renesas Electronics America |
|
|
|
IC M32C/87 MCU FLASH 144LQFP | Renesas Electronics America |
|
|
|
IC M32C/83 MCU FLASH 100LQFP | Renesas Electronics America |
|
|
|
IC M32C/87 MCU FLASH 100LQFP | Renesas Electronics America |
|
|
|
IC M32C/87 MCU FLASH 100LQFP | Renesas Electronics America |
|
|
|
IC M32C/87 MCU FLASH 100LQFP | Renesas Electronics America |
|
|
|
IC M32C/87 MCU FLASH 100LQFP | Renesas Electronics America |
|
|
|
IC M32C MCU FLASH 384K 100QFP | Renesas Electronics America |
|
|
|
IC M32C MCU FLASH 384K 100QFP | Renesas Electronics America |
|
