MPC930

Manufacturer Part NumberMPC930
ManufacturerFreescale Semiconductor, Inc
MPC930 datasheet
 


1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
Page 7/14

Download datasheet (121Kb)Embed
PrevNext
MPC930
2
‘0’
Div_Sela
Qa
‘1’
Div_Selb
2
‘0’
Div_Selc
Qb
‘0’
ExtFB_Sel
2
Qc
16.66MHz
Input Ref
Figure 5. Dual Frequency Configuration
MPC931
2
‘1’
Div_Sela
Qa
‘1’
Div_Selb
2
‘1’
Div_Selc
Qb
‘1’
ExtFB_Sel
2
Qc
Ext_FB
1
33.33MHz
Input Ref
Figure 7. “Zero” Delay Fractional Multiplier
MPC931
2
‘0’
Div_Sela
Qa
‘0’
Div_Selb
2
‘1’
Div_Selc
Qb
‘1’
ExtFB_Sel
2
Qc
Ext_FB
1
33.33MHz
Input Ref
Figure 9. “Zero” Delay Multiply by 3 (50% Duty Cycle)
Using the MPC930/931 as a Zero Delay Buffer
The external feedback option of the MPC930/931 clock
driver allows for its use as a zero delay buffer. By using one of
the outputs as a feedback to the PLL the propagation delay
through the device is eliminated. The PLL works to align the
output edge with the input reference edge thus producing a
near zero delay. The Tpd of the device is specified in the
specification tables. For zero delay buffer applications, the
MPC931 is recommended over the MPC930. The MPC931
has been optimized and specified specifically for use as a
zero delay buffer.
When used as a zero delay buffer the MPC930/931 will
likely be in a nested clock tree application. For these
applications the MPC931 offers a LVPECL clock input as a
TIMING SOLUTIONS
BR1333 — Rev 6
‘1’
Div_Sela
66.66MHz (Processor)
‘1’
Div_Selb
‘0’
Div_Selc
33.33MHz (PCI)
‘0’
ExtFB_Sel
33.33MHz (PCI)
16.66MHz
Input Ref
Figure 6. Single Frequency Configuration
‘0’
Div_Sela
50MHz
‘1’
Div_Selb
‘1’
Div_Selc
50MHz
‘1’
ExtFB_Sel
33.33MHz
Ext_FB
50MHz
Input Ref
Figure 8. “Zero” Delay Fractional Divider
‘0’
Div_Sela
100MHz
‘0’
Div_Selb
‘1’
Div_Selc
100MHz
‘1’
ExtFB_Sel
33.33MHz
Ext_FB
100MHz
Input Ref
Figure 10. “Zero” Delay Divide by 3 (50% Duty Cycle)
PLL reference. This allows the user to use LVPECL as the
primary clock distribution device to take advantage of its far
superior skew performance. The MPC931 then can lock onto
the LVPECL reference and translate with near zero delay to
low skew LVCMOS outputs. Clock trees implemented in this
fashion will show significantly tighter skews than trees
developed from CMOS fanout buffers.
To minimize part–to–part skew the external feedback
option again should be used. The PLL in the MPC931
decouples the delay of the device from the propagation delay
variations of the internal gates. From the specification table
one sees a Tpd variation of only 150ps, thus for multiple
devices under identical configurations the part–to–part skew
will be around 850ps (300ps for Tpd variation plus 300ps
7
MPC930 MPC931
MPC930
2
Qa
33.33MHz
2
Qb
33.33MHz
2
Qc
33.33MHz
MPC931
2
Qa
100MHz
2
Qb
50MHz
2
Qc
33.33MHz
1
MPC931
2
Qa
100MHz
2
Qb
100MHz
2
Qc
33.33MHz
1
MOTOROLA