AT90S8515

Manufacturer Part NumberAT90S8515
Description8-bit microcontroller with 8K bytes in-system programmable flash, 2.7-6.0V
ManufacturerATMEL Corporation
AT90S8515 datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
Page 38/112:

Timer/Counter1 TCNT1H

Download datasheet (3Mb)Embed
PrevNext
Timer/Counter1 – TCNT1H
AND TCNT1L
Timer/Counter1 Output
Compare Register – OCR1AH
AND OCR1AL
AT90S8515
38
The Stop condition provides a Timer Enable/Disable function. The CK down divided
modes are scaled directly from the CK oscillator clock. If the external pin modes are
used for Timer/Counter1, transitions on PB1/(T1) will clock the counter even if the pin is
configured as an output. This feature can give the user software control of the counting.
Bit
15
14
13
$2D ($4D)
MSB
$2C ($4C)
7
6
5
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
Initial Value
0
0
0
0
0
0
This 16-bit register contains the prescaled value of the 16-bit Timer/Counter1. To
ensure that both the high and low bytes are read and written simultaneously when the
C P U a c c e s s e s t h e s e r e g i s t e r s , t h e a c c e s s i s p e r f o r m e d u s i n g a n 8 - b i t
temporary register (TEMP). This temporary register is also used when accessing
OCR1A, OCR1B and ICR1. If the main program and interrupt routines perform access
to registers using TEMP, interrupts must be disabled during access from the main pro-
gram (and from interrupt routines if interrupts are allowed from within interrupt routines).
TCNT1 Timer/Counter1 Write:
When the CPU writes to the high byte TCNT1H, the written data is placed in the
TEMP register. Next, when the CPU writes the low byte TCNT1L, this byte of data is
combined with the byte data in the TEMP register, and all 16 bits are written to the
TCNT1 Timer/Counter1 register simultaneously. Consequently, the high byte
TCNT1H must be accessed first for a full 16-bit register write operation.
TCNT1 Timer/Counter1 Read:
When the CPU reads the low byte TCNT1L, the data of the low byte TCNT1L is sent
to the CPU and the data of the high byte TCNT1H is placed in the TEMP register.
When the CPU reads the data in the high byte TCNT1H, the CPU receives the data
in the TEMP register. Consequently, the low byte TCNT1L must be accessed first for
a full 16-bit register read operation.
The Timer/Counter1 is realized as an up or up/down (in PWM mode) counter with read
and write access. If Timer/Counter1 is written to and a clock source is selected, the
Timer/Counter1 continues counting in the timer clock cycle after it is preset with the writ-
ten value.
Bit
15
14
13
$2B ($4B)
MSB
$2A ($4A)
7
6
5
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
Initial Value
0
0
0
0
0
0
12
11
10
9
8
LSB
4
3
2
1
0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
0
0
12
11
10
9
8
LSB
4
3
2
1
0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
0
0
TCNT1H
TCNT1L
OCR1AH
OCR1AL
0841G–09/01