AT90S8515

Manufacturer Part NumberAT90S8515
Description8-bit microcontroller with 8K bytes in-system programmable flash, 2.7-6.0V
ManufacturerATMEL Corporation
AT90S8515 datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
Page 44/112:

EEPROM Read/Write Access

Download datasheet (3Mb)Embed
PrevNext
EEPROM Read/Write
Access
EEPROM Address Register –
EEARH and EEARL
EEPROM Data Register –
EEDR
EEPROM Control Register –
EECR
AT90S8515
44
The EEPROM access registers are accessible in the I/O space.
The write access time is in the range of 2.5 - 4 ms, depending on the V
self-timing function, however, lets the user software detect when the next byte can be
written. If the user code contains code that writes the EEPROM, some precaution must
be taken. In heavily filtered power supplies, V
up/down. This causes the device for some period of time to run at a voltage lower than
specified as minimum for the clock frequency used. CPU operation under these condi-
tions is likely cause the program counter to perform unintentional jumps and eventually
execute the EEPROM write code. To secure EEPROM integrity, the user is advised to
use an external under-voltage reset circuit in this case.
In order to prevent unintentional EEPROM writes, a specific write procedure must be fol-
lowed. Refer to the description of the EEPROM Control Register for details on this.
When the EEPROM is written, the CPU is halted for two clock cycles before the next
instruction is executed. When the EEPROM is read, the CPU is halted for four clock
cycles before the next instruction is executed.
Bit
15
14
13
$1F ($3F)
$1E ($3E)
EEAR7
EEAR6
EEAR5
7
6
5
Read/Write
R
R
R
R/W
R/W
R/W
Initial Value
0
0
0
0
0
0
The EEPROM address registers (EEARH and EEARL) specify the EEPROM address in
the 512-byte EEPROM space for AT90S8515. The EEPROM data bytes are addressed
linearly between 0 and 512.
Bit
7
6
5
$1D ($3D)
MSB
Read/Write
R/W
R/W
R/W
Initial Value
0
0
0
• Bits 7..0 – EEDR7..0: EEPROM Data
For the EEPROM write operation, the EEDR register contains the data to be written to
the EEPROM in the address given by the EEAR register. For the EEPROM read opera-
tion, the EEDR contains the data read out from the EEPROM at the address given by
EEAR.
Bit
7
6
5
$1C ($3C)
Read/Write
R
R
R
Initial Value
0
0
0
• Bits 7..3 – Res: Reserved Bits
These bits are reserved bits in the AT90S8515 and will always read as zero.
is likely to rise or fall slowly on power-
CC
12
11
10
9
EEAR8
EEAR4
EEAR3
EEAR2
EEAR1
EEAR0
4
3
2
1
R
R
R
R
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
4
3
2
1
0
LSB
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
4
3
2
1
EEMWE
EEWE
EERE
R
R
R/W
R/W
0
0
0
0
voltages. A
CC
8
EEARH
EEARL
0
0
0
EEDR
0
EECR
R/W
0
0841G–09/01