MPC993

Manufacturer Part NumberMPC993
ManufacturerFreescale Semiconductor, Inc
MPC993 datasheet
 


1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
Page 1/6

Download datasheet (69Kb)Embed
Next
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Dynamic Switch
PLL Clock Driver
The MPC993 is a PLL clock driver designed specifically for redundant
clock tree designs. The device receives two differential LVPECL clock
signals from which it generates 5 new differential LVPECL clock outputs.
Two of the output pairs regenerate the input signals frequency and phase
while the other three pairs generate 2x, phase aligned clock outputs.
External PLL feedback is used to also provide zero delay buffer
performance.
Fully Integrated PLL
Intelligent Dynamic Clock Switch
LVPECL Clock Outputs
LVCMOS Control/Statis I/O
3.3V Operation
32–Lead TQFP Packaging
50ps Cycle–Cycle Jitter
The MPC993 continuously monitors the two input signals to identify faulty reference clocks. Upon identification of a faulty
input clock (input clock stuck HIGH or LOW for at least 3 feedback clock edges), an input bad flag will be set and the device will
automatically switch from the bad reference clock input to the good one. During this dynamic switch of the input references, the
MPC993 outputs will slew, with minimal period disturbances to the new phase.
Sel_Clk
CLK0
CLK0
CLK1
CLK1
Ext_FB
Ext_FB
MR
9/97
Motorola, Inc. 1997
Dynamic Switch
Logic
OR
PLL_En
2
4
PLL
Figure 1. Block Diagram
1
REV 0
MPC993
FA SUFFIX
32–LEAD PLASTIC TQFP PACKAGE
CASE 751D–04
Qb0
Qb0
Qb1
Qb1
Qb2
Qb2
Qa0
Qa0
Qa1
Qa1

MPC993 Summary of contents