89C51SND1C-IL ATMEL Corporation, 89C51SND1C-IL Datasheet
89C51SND1C-IL
Related parts for 89C51SND1C-IL
89C51SND1C-IL Summary of contents
Page 1
... Bytes of Internal RAM • 64K Bytes of Code Memory – AT89C51SND1C: Flash (100K Erase/Write Cycles) – AT83SND1C: ROM • 4K Bytes of Boot Flash Memory (AT89C51SND1C) – ISP: Download from USB (standard) or UART (option) • External Code Memory – AT80C51SND1C: ROMless • USB Rev 1.1 Controller – ...
Page 2
... The AT8xC51SND1C are fully integrated stand-alone hardwired MPEG I/II-Layer 3 decoder with a C51 microcontroller core handling data flow and MP3-player control. The AT89C51SND1C includes 64K Bytes of Flash memory and allows In-System Programming through an embedded 4K Bytes of Boot Flash memory. The AT83SND1C includes 64K Bytes of ROM memory. ...
Page 3
... VDD 11 AT80C51SND1C-RO (ROMLESS) PVDD 12 FILT 13 PVSS 14 VSS TST 18 UVDD 19 UVSS 20 1. ISP pin is only available in AT89C51SND1C product. Do not connect this pin on AT83SND1C product. 2. PSEN pin is only available in AT80C51SND1C product. AT8xC51SND1C AT83SND1C-RO (ROM) 60 P4.5 59 P4.4 58 P2.2/A10 57 P2.3/A11 56 P2.4/A12 55 P2.5/A13 54 P2.6/A14 53 P2.7/A15 ...
Page 4
... A14 AD7 P2.3/ P2.7/ VSS A11 A15 MCMD MCLK MDAT SCLK DOUT P5.3 VSS AIN1 AVSS P5.2 AREFP AREFN 1. ISP pin is only available in AT89C51SND1C product. Do not connect this pin on AT83SND1C and AT80C51SND1C product. 2. PSEN pin is only available in AT80C51SND1C product P0.2/ P0.3/ VDD P5.0 AD2 AD3 1 ISP / P0.1/ P0.4/ P0.0/ ...
Page 5
... All the AT8xC51SND1C signals are detailed by functionality in Table 1 to Table 14. Table 1. Ports Signal Description 4109LS–8051–02/08 AT8xC51SND1C 84-pin PLCC Package ALE 12 ISP 13 P1.0/KIN0 14 P1.1/KIN1 15 P1.2/KIN2 16 P1.3/KIN3 17 P1.4 18 P1.5 19 P1.6/SCL 20 P1.7/SDA 21 AT89C51SND1C-SR (FLASH) VDD 22 PAVDD 23 FILT 24 PAVSS 25 VSS TST 30 UVDD 31 UVSS 32 Signal ...
Page 6
Table 2. Clock Signal Description Table 3. Timer 0 and Timer 1 Signal Description AT8xC51SND1C 6 Signal Name Type Description Port 3 P3.7:0 I 8-bit bidirectional I/O port with internal pull-ups. Port 4 P4.7:0 I ...
Page 7
Table 4. Audio Interface Signal Description Table 5. USB Controller Signal Description Table 6. MutiMediaCard Interface Signal Description 4109LS–8051–02/08 Signal Name Type Description Timer 0 External Clock Input T0 I When timer 0 operates as a counter, a falling edge ...
Page 8
Table 7. UART Signal Description Table 8. SPI Controller Signal Description Table 9. TWI Controller Signal Description Table 10. A/D Converter Signal Description AT8xC51SND1C 8 Signal Name Type Description Receive Serial Data RXD I/O RXD sends and receives data in ...
Page 9
... Program Store Enable Output (AT80C51SND1C Only) PSEN I/O This signal is active low during external code fetch or external code read (MOVC instruction). ISP Enable Input (AT89C51SND1C Only) ISP I/O This signal must be held to GND through a pull-down resistor at the falling reset to force execution of the internal bootloader. ...
Page 10
Table 14. Power Signal Description AT8xC51SND1C 10 Signal Name Type Description Digital Supply Voltage VDD PWR Connect these pins to +3V supply voltage. Circuit Ground VSS GND Connect these pins to ground. Analog Supply Voltage AVDD PWR Connect this pin ...
Page 11
Internal Pin Structure Table 15. Detailed Internal Pin Structure Notes: 4109LS–8051–02/08 Circuit VDD Watchdog Output 2 osc periods Latch Output 1. For information on resistors value, input/output levels, and drive capability, refer to the Section “DC Characteristics”, page 18. ...
Page 12
Application Information Figure 5-1. AT8xC51SND1C 12 AT8xC51SND1C Typical Application with On-Board Atmel DataFlash and 2-wire LCD LCD P1.0/KIN0 P1.1/KIN1 P1.2/KIN2 P1.3/KIN3 P0.0 P0.1 P0.2 AT8xC51SND1C P0 FILT PVSS DataFlash Memories Ref. MMC1 MCLK MMC2 MDAT MCMD UVDD ...
Page 13
Figure 5-2. Figure 5-3. 4109LS–8051–02/08 AT8xC51SND1C Typical Application with On-Board Atmel DataFlash and // LCD LCD P1.0/KIN0 P1.1/KIN1 P1.2/KIN2 P0.0 P0.1 P0.2 AT8xC51SND1C P0 FILT PVSS DataFlash Memories AT8xC51SND1C Typical Application with On-Board SSFDC Flash LCD P1.0/KIN0 P1.1/KIN1 ...
Page 14
Figure 5-4. AT8xC51SND1C 14 AT8xC51SND1C Typical Application with IDE CD-ROM Drive LCD P1.0/KIN0 P1.1/KIN1 P1.2/KIN2 P0.0 P0.1 P0.2 AT8xC51SND1C P0 FILT PVSS IDE CD-ROM Ref. MMC1 MCLK MMC2 MDAT MCMD UVDD D+ D- USB PORT UVSS Audio DAC ...
Page 15
Peripherals The AT8xC51SND1C peripherals are briefly described in the following sections. For further details on how to interface (hardware and software) to these peripherals, please refer to the AT8xC51SND1C design guide. 6.1 Clock Generator System The AT8xC51SND1C internal clocks ...
Page 16
Audio Output Interface The AT8xC51SND1C implements an audio output interface allowing the decoded audio bit- stream to be output in various formats compatible with right and left justification PCM and formats and thanks to ...
Page 17
A/D Controller The AT8xC51SND1C implements a 2-channel 10-bit (8 true bits) analog to digital converter (ADC provided for the following purposes: • Battery monitoring. • Voice recording. • Corded remote control. 6.14 Keyboard Interface The AT8xC51SND1C implements ...
Page 18
Electrical Characteristics 7.1 Absolute Maximum Rating Storage Temperature ......................................... -65 to +150°C Voltage on any other Pin .................................... I per I/O Pin ................................................................. Power Dissipation ............................................................. 1 W Operating Conditions Ambient Temperature Under ...
Page 19
... Power-Down Mode Current AT80C51SND1C Power-Down Mode Current AT89C51SND1C I FP Flash Programming Current Notes: Table 17. Typical Reference Design AT89C51SND1C Power Consumption Player Mode Playing 4109LS–8051–02/08 Min Typ 1. Typical values are obtained using V guarantee on these values. 2. Flash retention is guaranteed with the same formula for V 3 ...
Page 20
I I and I Test Conditions DD Figure 7-1. Figure 7-2. Figure 7-3. AT8xC51SND1C 20 I Test Condition, Active Mode DD VDD RST (NC) X2 Clock Signal X1 VSS PVSS UVSS AVSS VSS All other pins are ...
Page 21
Converter Table 18 Converter DC Characteristics V = 2 Symbol REF R REF C IA 7.2.3 Oscillator & Crystal ...
Page 22
Phase Lock Loop 7.2.4.1 Schematic Figure 7-5. 7.2.4.2 Parameters Table 20. PLL Filter Characteristics V = 2 Symbol 7.2.5 USB Connection 7.2.5.1 Schematic Figure 7-6. 7.2.5.2 Parameters Table 21. USB Characteristics ...
Page 23
MMC Controller 7.2.6.1 Schematic Figure 7-7. 7.2.6.2 Parameters Table 22. MMC Components Characteristics V = 2 Symbol R CMD R DAT 7.2.7 In System Programming 7.2.7.1 Schematic Figure 7-8. 7.2.7.2 Parameters Table 23. ISP ...
Page 24
AC Characteristics 7.3.1 External Program Bus Cycles 7.3.1.1 Definition of Symbols Table 24. External Program Bus Cycles Timing Symbol Definitions 7.3.1.2 Timings Test conditions: capacitive load on all pins= 50 pF. Table 25. External Program Bus Cycle - Read ...
Page 25
Waveforms Figure 7-9. 7.3.2 External Data 8-bit Bus Cycles 7.3.2.1 Definition of Symbols Table 26. External Data 8-bit Bus Cycles Timing Symbol Definitions 7.3.2.2 Timings Test conditions: capacitive load on all pins= 50 pF. Table 27. External Data 8-bit ...
Page 26
Table 28. External Data 8-bit Bus Cycle - Write AC Timings V = 2 AT8xC51SND1C 26 Symbol Parameter T RD Pulse Width RLRH T RD high to ALE High RHLH T Address Valid to Valid ...
Page 27
Waveforms Figure 7-10. External Data 8-bit Bus Cycle - Read Waveforms Figure 7-11. External Data 8-bit Bus Cycle - Write Waveforms 7.3.3 External IDE 16-bit Bus Cycles 7.3.3.1 Definition of Symbols Table 29. External IDE 16-bit Bus Cycles Timing ...
Page 28
Timings Test conditions: capacitive load on all pins= 50 pF. Table 30. External IDE 16-bit Bus Cycle - Data Read AC Timings V = 2 Table 31. External IDE 16-bit Bus Cycle - Data ...
Page 29
Waveforms Figure 7-12. External IDE 16-bit Bus Cycle - Data Read Waveforms Note: Figure 7-13. External IDE 16-bit Bus Cycle - Data Write Waveforms Note: 7.4 SPI Interface 7.4.0.4 Definition of Symbols Table 32. SPI Interface Timing Symbol Definitions ...
Page 30
Timings Test conditions: capacitive load on all pins= 50 pF. Table 33. SPI Interface Master AC Timing V = 2 Note: AT8xC51SND1C 30 = -40 to +85°C A Symbol Parameter T Clock Period CHCH ...
Page 31
Waveforms Figure 7-14. SPI Slave Waveforms (SSCPHA= 0) (input) (SSCPOL= 0) (input) (SSCPOL= 1) (input) MISO (output) MOSI (input) Note: Figure 7-15. SPI Slave Waveforms (SSCPHA= 1) (input) SCK (SSCPOL= 0) (input) SCK (SSCPOL= 1) (input) MISO (output) MOSI ...
Page 32
Figure 7-16. SPI Master Waveforms (SSCPHA (output) SCK (SSCPOL= 0) (output) SCK (SSCPOL= 1) (output) MOSI (input) MISO (output) Note: Figure 7-17. SPI Master Waveforms (SSCPHA (output) SCK (SSCPOL= 0) (output) SCK (SSCPOL= 1) (output) MOSI ...
Page 33
V = 2 Notes: 7.4.1.2 Waveforms Figure 7-18. Two Wire Waveforms START or Repeated START condition SDA (INPUT/OUTPUT) SCL (INPUT/OUTPUT) 4109LS–8051–02/08 = -40 to +85°C A Symbol Parameter T ; STA Start condition hold time ...
Page 34
MMC Interface 7.4.2.1 Definition of symbols Table 35. MMC Interface Timing Symbol Definitions 7.4.2.2 Timings Table 36. MMC Interface AC timings V = 2 7.4.2.3 Waveforms Figure 7-19. MMC Input-Output Waveforms AT8xC51SND1C 34 Signals ...
Page 35
Audio Interface 7.4.3.1 Definition of symbols Table 37. Audio Interface Timing Symbol Definitions 7.4.3.2 Timings Table 38. Audio Interface AC timings V = 2 Note: 7.4.3.3 Waveforms Figure 7-20. Audio Interface Waveforms 4109LS–8051–02/08 Signals ...
Page 36
Analog to Digital Converter 7.4.4.1 Definition of symbols Table 39. Analog to Digital Converter Timing Symbol Definitions 7.4.4.2 Characteristics Table 40. Analog to Digital Converter AC Characteristics V = 2 Notes: AT8xC51SND1C 36 Signals ...
Page 37
Waveforms Figure 7-21. Analog to Digital Converter Internal Waveforms CLK ADEN Bit ADSST Bit Figure 7-22. Analog to Digital Converter Characteristics 4109LS–8051–02/08 T CLCL T EHSH Code Out 1023 1022 1021 1020 1019 1018 Ideal Transfer curve 7 6 ...
Page 38
Flash Memory 7.4.5.1 Definition of symbols Table 41. Flash Memory Timing Symbol Definitions 7.4.5.2 Timings Table 42. Flash Memory AC Timing V = 2 7.4.5.3 Waveforms Figure 7-23. FLASH Memory - ISP Waveforms Note: ...
Page 39
External Clock Drive and Logic Level References 7.4.6.1 Definition of symbols Table 43. External Clock Timing Symbol Definitions 7.4.6.2 Timings External Clock AC Timings V = 2 7.4.6.3 Waveforms Figure 7-25. External Clock Waveform ...
Page 40
Note: AT8xC51SND1C 40 For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loading ±20 mA. ...
Page 41
... MHz Green Industrial & MHz Green Industrial & MHz Green Industrial & MHz Green AT8xC51SND1C Product (2) Package Packing Marking TQFP80 Tray 89C51SND1C-IL BGA81 Tray 89C51SND1C-IL TQFP80 Tray 89C51SND1C-IL BGA81 Tray 89C51SND1C-IL TQFP80 Tray 89C51SND1C-IL BGA81 Tray 89C51SND1C-IL 41 ...
Page 42
... Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’sAtmel’s products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. ©2008 Atmel Corporation. All rights reserved. Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others. ...