EP910ILI-12

Manufacturer Part NumberEP910ILI-12
ManufacturerAltera Corporation
EP910ILI-12 datasheet
 


Specifications of EP910ILI-12

Dc0201  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
Page 31/42

Download datasheet (729Kb)Embed
PrevNext
Table 22. EP910I Internal Timing Parameters
Symbol
Parameter
t
Input pad and buffer delay
IN
t
I/O input pad and buffer delay
IO
t
Logic array delay
LAD
t
Output buffer and pad delay
OD
t
Output buffer enable delay
ZX
t
Output buffer disable delay
XZ
t
Register setup time
SU
t
Register hold time
H
t
Array clock delay
IC
t
Global clock delay
ICS
t
Feedback delay
FD
t
Register clear time
CLR
Notes to tables:
(1)
These values are specified in
(2)
See
Application Note 78 (Understanding MAX 5000 & Classic Timing)
timing parameters.
(3)
The non-Turbo adder must be added to this parameter when the Turbo Bit option is off.
(4)
Sample-tested only for an output change of 500 mV.
(5)
The f
values represent the highest frequency for pipelined data.
MAX
(6)
Measured with the device programmed as a 24-bit counter.
(7)
Sample-tested only. This parameter is a guideline based on extensive device characterization and applies for both
global and array clocking.
Altera Corporation
Condition
C1 = 35 pF
C1 = 35 pF
C1 = 5 pF
Table 15 on page
770.
Classic EPLD Family Data Sheet
EP910I-12
EP910I-15
EP910I-25
Min
Max
Min
Max
Min
2.0
3.0
0.0
0.0
8.0
9.0
2.0
3.0
5.0
6.0
5.0
6.0
4.0
5.0
5.0
4.0
6.0
11.0
12.0
12.0
4.0
3.0
1.0
1.0
11.0
12.0
in this data book for information on internal
Unit
Max
2.0
ns
0.0
ns
17.0
ns
6.0
ns
9.0
ns
9.0
ns
ns
ns
14.0
ns
6.0
ns
3.0
ns
20.0
ns
775