AS7C31024-20JC Alliance Semiconductor, AS7C31024-20JC Datasheet

no-image

AS7C31024-20JC

Manufacturer Part Number
AS7C31024-20JC
Description
3.3V 128K x 8 CM0S SRAM (evolutionary pinout), 20ns access time
Manufacturer
Alliance Semiconductor
Datasheet
Features
• AS7C1024 (5V version)
• AS7C31024 (3.3V version)
• Industrial and commercial temperatures
• Organization: 131,072 words × 8 bits
• High speed
• Low power consumption: ACTIVE
• Low power consumption: STANDBY
Logic block diagram
Selection guide
Shaded areas contain advance information.
Maximum address access time
Maximum output enable access time
Maximum operating current
Maximum CMOS standby current
March 2001
- 12/15/20 ns address access time
- 6,7,8 ns output enable access time
- 825 mW (c) / max @ 12 ns
- 360 mW (AS7C31024) / max @ 12 ns
- 55 mW (AS7C1024) / max CMOS
- 36 mW (AS7C31024) / max CMOS
3/23/01; v.1.0
GND
V
A0
A1
A2
A3
A4
A5
A6
A7
A8
CC
Column decoder
(1,048,576)
Input buffer
512 256 8
Array
5V/3.3V 128K×8 CMOS SRAM (Evolutionary Pinout)
Control
circuit
AS7C31024
AS7C31024
Alliance Semiconductor
AS7C1024
AS7C1024
WE
OE
CE1
CE2
I/O7
I/O0
AS7C31024-12
AS7C1024-12
140
• 2.0V data retention
• Easy memory expansion with CE1, CE2, OE inputs
• TTL/LVTTL-compatible, three-state I/O
• 32-pin JEDEC standard packages
• ESD protection
• Latch-up current
Pin arrangement
10
12
90
10
6
A11
A13
A15
A16
A14
A12
CE2
- 300 mil SOJ
- 400 mil SOJ
- 8 × 20mm TSOP I
- 8 × 13.4 mm sTSOP I
V
WE
NC
A9
A8
A7
A6
A5
A4
CC
®
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32-pin TSOP I
(8 x 20mm)
AS7C31024-15
AS7C1024-15
2000 volts
125
15
80
10
10
200 mA
8
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
Copyright © Alliance Semiconductor. All rights reserved.
OE
A10
CE1
I/O7
I/O6
I/O5
I/O4
I/O3
GND
I/O2
I/O1
I/O0
A0
A1
A2
A3
AS7C31024-20
AS7C1024-20
I/O0
I/O1
I/O2
GND
A16
A14
A12
NC
A7
A6
A5
A4
A3
A2
A1
A0
110
32-pin SOJ (300 mil)
32-pin SOJ (400 mil)
20
10
75
15
15
P. 1 of 9
AS7C31024
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
AS7C1024
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
Unit
mA
mA
mA
mA
ns
ns
V
A15
CE2
WE
A13
A8
A9
A11
OE
A10
CE1
I/O7
I/O6
I/O5
I/O4
I/O3
CC

Related parts for AS7C31024-20JC

AS7C31024-20JC Summary of contents

Page 1

... Organization: 131,072 words × 8 bits • High speed - 12/15/20 ns address access time - 6,7,8 ns output enable access time • Low power consumption: ACTIVE - 825 mW (c) / max @ 360 mW (AS7C31024) / max @ 12 ns • Low power consumption: STANDBY - 55 mW (AS7C1024) / max CMOS - 36 mW (AS7C31024) / max CMOS Logic block diagram V ...

Page 2

... Functional description The AS7C1024 and AS7C31024 are high performance CMOS 1,048,576-bit Static Random Access Memory (SRAM) devices organized as 131,072 words × 8 bits designed for memory applications where fast data access, low power, and simple interfacing are desired. Equal address access and cycle times (t AA for high performance applications ...

Page 3

... Max OUT AS7C31024 – and/or AS7C1024 – AS7C31024 – = 0mA OUT V –0.2V AS7C1024 – CC AS7C31024 – –0.2V Min – Min 2 NOMINAL) CC Symbol Signals C A, CE1, CE2, WE I/O I/O Alliance Semiconductor AS7C1024 AS7C31024 Nominal Max Unit 5 ...

Page 4

... OHZ t 0 – – 12 – PD Falling input 3,6,7,9, Data valid 3,6,8,9,12 t RC1 OLZ Data valid 50% Alliance Semiconductor AS7C1024 AS7C31024 -15 -20 Max Min Max Unit – 20 – – – – – – 3 – ns – ...

Page 5

... Data valid 10,11, CW1 CW2 Data valid Alliance Semiconductor AS7C1024 AS7C31024 -20 Min Max Unit Notes – 20 – ns – 12 – – 12 – – 12 – ns – 0 – – 12 – ...

Page 6

... Data retention mode CDR +5V 480W D OUT 255W C(14) GND Figure B: 5V Output load on CE1 is required to meet I specification Alliance Semiconductor AS7C1024 AS7C31024 Device Min Max 2.0 – AS7C1024 – 5 – – t – RC – Thevenin equivalent: 168W D +1 ...

Page 7

... V OL 140 (NOMINAL 120 100 Output voltage (V) Alliance Semiconductor AS7C1024 AS7C31024 Normalized supply current I SB vs. ambient temperature T 625 (NOMINAL 0.2 0.04 -55 - 125 Ambient temperature (°C) Normalized supply current I vs. cycle frequency 1/t ...

Page 8

... 3/23/01; v.1.0 ® Seating Plane Seating b Plane pin 1 pin 32 pin 16 pin 17 Alliance Semiconductor AS7C1024 AS7C31024 32-pin PDIP Min Max A - 0.180 A1 0.015 - B 0.045 0.055 b 0.015 0.021 c 0.008 0.012 D - 1.571 E 0.300 0.325 E1 0.280 0.295 e 0.100 BSC eA 0.330 ...

Page 9

... Package: TP=PDIP 300 mil Access T=TSOP 8×20 time J=SOJ 400 mil TJ=SOJ 300 mil Alliance Semiconductor AS7C1024 AS7C31024 AS7C1024-20TJC AS7C1024-20TJI AS7C31024-20TJC AS7C31024-20TJI AS7C1024-20JC AS7C1024-20JI AS7C31024-20JC AS7C31024-20JI AS7C1024-20TC AS7C1024-20TI AS7C31024-20TC AS7C31024-20TI X Temperature range C = Commercial, 0°C to 70° Industrial, -40°C to 85° ...

Related keywords