CXA2161R Sony, CXA2161R Datasheet
CXA2161R
Available stocks
Related parts for CXA2161R
CXA2161R Summary of contents
Page 1
... I C Bus Compatible Audio Video (AV) Switch & Electronic Volume Control Description The Sony CXA2161R is an Audio/Video switch designed primarily for application in Digital Set Top Boxes. It provides video and audio routing from the digital encoder source to the TV and VCR scart (peri- television) connectors. In addition, the TV audio output has a programmable volume control ...
Page 2
... TV RED/C RGB Gain Control (+1, 2, 3dB) Output VOUT_4 2 43 disable TV CVBS/Y Output disable & VOUT_5 2 41 Bi-drection VCR CHROMA Control Output VOUT_6 39 2 disable VCR CVBS/Y 37 TRAP VOUT_7 2 38 (CVBS) MIX_SW 11 FNC_TV 36 INTRUPT 33 LOGIC CXA2161R Typical Connection TV VCR RF MOD TV MICRO ...
Page 3
... CXA2161R ...
Page 4
... VID_BIAS 50 VIN_1 VIN_3 51 52 VIN_5 53 VIN_6 VIN_8 54 55 VIN_9 56 VIN_12 – 4 – ROUT1 27 LOUT1 26 RTV 25 LTV 24 +5V/12V_V 23 RIN_1 22 LIN_1 21 –5V_GNDA 20 RIN_2 19 LIN_2 18 AUD_BIAS 17 RIN_3 16 LIN_3 15 +12V_DIG CXA2161R A CC ...
Page 5
... V CC RGB signal inputs 20k 150 5 Chrominance signal inputs 20k 150 Chrominance signal inputs 150 54 CVBS/Luminance signal inputs RGB/CVBS signal outputs 43 39 (See description of operation for pin 45 voltages 12k – 5 – CXA2161R Description or or ...
Page 6
... CXA2161R Description Chrominance signal output Typically RF modulator signal output Minimum load resistance = 20k Internal reference bias for video circuits. A capacitor is connected from this pin to GND. Typically 100nF Connects trap circuit for subcarrier Sync detect circuit time constant, ...
Page 7
... V CC 150 Fast blanking signal inputs Fast blanking signal output 9 SCART function pin 8 input/output to 13 VCR 120k V CC SCART function pin 8 output – 7 – CXA2161R Description Capacitor connected to GND. (Typically 22µF) Connected directly to GND. ...
Page 8
... Open collector logic outputs Typically connect to +5V through 33 10k resistor bus clock line bus data line Digital supply Video output supply Video supply Digital supply Audio supply or Audio ground Audio supply Digital ground Video ground – 8 – CXA2161R Description ...
Page 9
... CXA2161R Nominal conditions (Ta = 25°C) Min. Typ. Max. Unit — 22 ...
Page 10
... Min. Typ. — — — 74 – –1 100 V1 2 –3 0 – +12V, –5V_GNDA = 0V, +5V_VID = +5V, Min. Typ. — 6 — 0 — 0 –0.5 0 2.5 3 5.5 6 8.5 9 –0.5 0 CXA2161R Max. Unit –50 dB — deg Max. Unit — V — V — V 0.5 dB 3.5 dB 6.5 dB 9.5 dB 0.5 dB ...
Page 11
... Offset voltage between input and output (excluding any external series resistor) (excluding any external series resistor 1kHz, 1Vrms input to two channels. Phase difference of stereo output measured f = 1kHz, 1Vrms input (at 0dB volume). A HPF@20Hz, LPF@20kHz. (Fig 4) – 11 – CXA2161R Min. Typ. Max. Unit –0.5 0 0.5 dB – ...
Page 12
... C Bus line requirement HD;DAT Bus line requirement SU;DAT Bus line requirement SU;STO SU;STA SU;DAT HIGH SU;DAT – 12 – CXA2161R Min. Typ. Max (Fig 4) 1.6 2 2.4 — –90 –76 — 6.5 — Min. Typ. Max. 2.3 — 5.5 0 — 1.5 0 — ...
Page 13
... Logic/Interrupt Output These outputs are open collector type and normally connected to +5V through a 10k resistor. Item Symbol Output low voltage DIG Conditions I = 1mA VOUTL OL – 13 – CXA2161R Min. Typ. Max. Unit — 0.15 0.4 V ...
Page 14
... Fig. 1. Video System (DC Test) – 14 – SCL SDA +5V CXA2161R +12V 1 F +12V ...
Page 15
... Fig. 2. Video System – 15 – SCL SDA +5V CXA2161R +12V 1 F +12V ...
Page 16
... All supplies de-coupled close to supply pins 14, 15, 21, 24, 44, 48 with 10nF and 10µF capacitors SCL SDA Fig. 3. Audio System (DC Tests) – 16 – Output Measurement Point +12V 24 + – +12V 15 +5V Input V Measurement Point CXA2161R ...
Page 17
... Fig. 4. Audio System – 17 – 10k Measurement V Point +12V 24 + – +12V 15 Input +5V Signal CXA2161R ...
Page 18
... VCR AUDIO SELECT FNC FNC FAST BLANK DIR TV VIDEO SWITCH VIN7 VIN3 MIXER CLAMP CLAMP CONTROL ENABLE ENABLE VOUT4 VOUT3 VOUT2 NOT SYNC FNC_VCR USED DETECT CXA2161R Write TV AUD MUTE PHONO BYPASS OVERLAY ENABLE ENABLE VOUT1 Read ...
Page 19
... CVBS VIN5 VIN12 Aux Aux Chrominance CVBS/Y VIN13 VIN12 Bias Bias Extra gain/ – 19 – CVBS/Y Comment Vout4 Digital encoder RGB or CVBS Digital encoder Y/C VCR Y/C or RGB TV Digital encoder Y/C Encoder RGB and Aux CVBS Aux Y/C or CVBS Video mute (Power on default) CXA2161R ...
Page 20
... VIN3 Aux CVBS VIN12 Aux CVBS/Y VIN12 Bias Mixer Output Vout7 Mix of Vout4 (Y) + Vout3 (C) No mix, Vout7 = Vin8 (CVBS) (Power on default) – 20 – CXA2161R Comment Digital encoder Y/C Digital encoder Y/C or CVBS VCR Y/C TV CVBS Encoder Y/C Aux CVBS Aux Y/C or CVBS Video mute (Power on default) ...
Page 21
... Vout5 to be individually controlled. When the VCR inputs red/chrominance signals, the output Vout5 is set to 0V giving the required line impedance Input with sync VIN9 VIN10 VIN12 I = 6mA (When set to 0V mode) 6dB Vout5 0V Fig 5. Bi-directional Line to VCR – 21 – VCR Scart 75 Pin 15 Red in Vout5 Chrominance In Chrominance out Chrominance Out CXA2161R ...
Page 22
... mix – 22 – CXA2161R Comment Normal Mono mix Channel swap Right channel only Left channel only Normal Normal Normal (power on default) Comment Normal Mono mix Channel swap Right channel only Left channel only ...
Page 23
... Note 1) The power on default is –6dB. As the output amplifiers have a nominal +6dB gain the overall input to output gain is 0dB. Volume gain +6dB +4dB +2dB 0dB (power on default) –2dB –4dB –6dB –8dB –10dB –12dB –14dB –16dB : –56dB Input attenuation –3dB +0dB +3dB – 23 – CXA2161R ...
Page 24
... The volume control outputs are not limited. (power on default) 1xxxxxxx = The volume control outputs are limited to 2.2Vrms write operation. The normal structure for a click free ZCD [Data 7 Bit 7] 0 Un-mute immediately 1 Un-mute on next zero cross 0 Mute immediately 1 Mute on next zero cross – 24 – CXA2161R TV, Phono and Mono output ...
Page 25
... The threshold voltage is approximately 0.75V at the scart input. 2 Fast Blanking I C Control In the CXA2161R, there are two fast blanking inputs, one associated with the digital encoder input (FBLK_IN1) and another associated with the VCR RGB/CVBS input (FBLK_IN2). These can be selected and switched to the 2 output using instruction ...
Page 26
... Fig Function Switch Output – 26 – and secondly the follow TV Pin 8 Output Controlled by FNC_LEVEL Output Holds previous level Output Follows same level as VCR input Output Mode Internal TV External scart input 16:9 mode Internal TV External scart input 4:3 mode > 9.5V Inside TV 10k Scart Pin 8 CXA2161R ...
Page 27
... Current sink mode resulting in < 0.4V saturation voltage on logic pin. (Power on default) x1xxxxxx = Open collector/high output impedance on logic pin. Imax during current sink = 1mA INTRUPT LOGIC 12V 14V 10k 10k Fig. 8. INTRUPT and Logic Line Interface – 27 – register, LOGIC_LEVEL. External resistors To Microprocessor 2 s CXA2161R ...
Page 28
... No zero cross detected 1 = Signal has passed through zero cross point. SCART mode (Internal) (16:9 External) (4:3 External) Zero cross point Input signal Fig. 9. Zero Cross Point – 28 – Data read used to detect if the supply Bias voltage CXA2161R ...
Page 29
... When the TV output is in Y/C mode, the RGB gain should be set to 0dB to prevent over amplification of the chrominance output +5V CC 2.4V 0V series output resistor. The outputs VOUT_1 to VOUT_6 are capable +5V CC 1Vp-p 0.3V 0V Input signal Fig. 10. CVBS/Y Waveforms V = +5V CC 0.7Vp-p 0.6V 0V Input signal Fig. 11. RGB Waveforms – 29 – 2Vp-p Output signal 1.4Vp-p Output signal CXA2161R ...
Page 30
... RED signals the input circuit can be switched to the dc restore mode. Typical waveforms + Chrominance input pin voltage LOGIC Duty Comparator Discrimination Sync detect circuit Fig. 12. Sync Detection Circuit V = +5V CC 0.7Vp-p 1.8V 0V Chrominance output pin voltage Fig. 13. Chrominance Waveforms – 30 – CXA2161R SYNC_SELECT Status register SYNC_DETECT bit 1.4Vp-p ...
Page 31
... C data bus. The signal may be a mix of the TV Y/C resistive necessary to drive 6dB or 3dB 6dB Mixer switch 2k For recommended values: see application circuit Fig. 14. Internal Y/C Mixer Circuit 2 C. When turned off, the output is set to a high – 31 – CXA2161R VOUT_3 VOUT_4 6dB VOUT_7 TRAP ...
Page 32
... Typical Video Interface Circuits Single or Dual Supply Scart VOUT_1 to VOUT_6 100nF VIN_1 to VIN_13 75 Fig. 15. Video Input Interface 75 Scart Fig. 16. Video Output Interface – 32 – CXA2161R 75 (Line C = 400pF max) ...
Page 33
... The outputs ROUT1, LOUT1 have a fixed gain of 0dB from the input. If any attenuation is required then it is possible to insert a series resistance on the input. Again, this output has a mono switching block that allows the mixed inserted on both output channels will only be implemented when a minimal (ie zero – 33 – CXA2161R ...
Page 34
... All the audio outputs may be disabled using the Audio Output Disable function in the VCR mono switching block [Data Byte 3 Bits set to 111]. This disable mode is different from the normal mute as it can be used for power reduction in stand by modes control bit Audio overlay enable is used to switch on this facility – 34 – CXA2161R ...
Page 35
... RIN_1 LIN_1 Fig. 19. Audio Input Interface MONO To RF modulator Fig. 20. Audio Output Interface – 35 – 600 to 10k (Line C = 400pF max) Scart 600 to 10k (Line C = 400pF max) 600 to 10k (Line C = 400pF max) Scart 600 to 10k (Line C = 400pF max) CXA2161R ...
Page 36
... VOUT_4 C VIN_6 TV_FBLK VIN_9 TV_FNC CXA2161R B VIN_2 A/V switch G VIN_4 VOUT_5 VIN_7 VOUT_6 VIN_10 FBLK_IN2 VCR_FNC VOUT_7 VIN_11 VIN12 C VIN13 – 36 – CXA2161R Outputs R/C CVBS/Y FAST BLANKING FUNCTION SWITCH C VCR CVBS/Y RF CVBS MOD. Outputs R/C CVBS/Y FAST BLANKING FUNCTION SWITCH C VCR ...
Page 37
... STB audio DAC full scale = 2Vrms VCR fs = 2Vrms TV or STB generated voice/ tone AUX fs = 2Vrms RIN_1 RTV LIN_1 LTV RIN_2 ROUT1 LIN_2 LOUT1 RIN_3 PHONO_R LIN_3 PHONO_L RIN_4 MONO LIN_4 Fig. 23. Audio Application – 37 – CXA2161R VCR L R Hi- Modulator (Mono) ...
Page 38
... Supply Connections +5V/12V_V A CC AUD_BIAS –5V_GNDA +12V ( 0.6V) +5V/12V_V A CC AUD_BIAS –5V_GNDA 22 F +5V ( 0.25V) +12V ( 0.6V) +12V_DIG +5V_DIG GND_DIG –5V ( 0.25V) Fig. 24. Dual Supply +12V_DIG +5V_DIG GND_DIG Fig. 25. Single Ended Supply – 38 – +5V_VID +5V_VOUT VID_BIAS GND_VID +5V ( 0.25V) +5V_VID +5V_VOUT VID_BIAS GND_VID CXA2161R 0.1 F 0.1 F ...
Page 39
... SDA SDA SCL SCL +5V INTRUPT TRAP VOUT_7 VOUT_6 VCR_CVBS_OUT GND_VID VCR_RED/C VOUT_5 RIN_4 DIG +5V_ VCR FNC FBLK_IN2 FNC_TV FBLK_IN1 TV_FBLK GND_DIG VIN_2 VlN_4 VIN_7 VIN_10 VIN_11 SYNC_ID VIN_13 – 39 – CXA2161R +5V VCR_FNC VCR_FBLANK TV_FNC TV_FBLANK VCR_BLUE VCR_GREEN VCR_RED/C VCR_CVBS_IN TV_CVBS_IN ...
Page 40
... SDA SDA SCL SCL +5V INTRUPT TRAP VOUT_7 VOUT_6 VCR_CVBS_OUT GND_VID VOUT_5 VCR_RED/C RIN_4 DIG +5V_ VCR FNC FBLK_IN2 FNC_TV FBLK_IN1 TV_FBLK GND_DIG VIN_2 VlN_4 VIN_7 VIN_10 VIN_11 SYNC_ID VIN_13 – 40 – CXA2161R +5V VCR_FNC VCR_FBLANK TV_FNC TV_FBLANK VCR_BLUE VCR_GREEN VCR_RED/C VCR_CVBS_IN TV_CVBS_IN ...
Page 41
... When driving video loads with impedance video output VOUT_7 (Pin 38) must be connected to the load via a buffer or line driver. This buffer should be located close to the output (Pin 38 dual supply mode, series protection resistors may be added on Audio outputs which are connected Scart connectors. – 41 – CXA2161R ...
Page 42
... Video gain – VOUT_1 Frequency [MHz] Video gain – VOUT_7 Mixer Off Mixer On 10 Frequency [MHz] Audio gain 10 100 1000 Frequency [kHz] Audio output distortion ROUT1, LOUT1 1 0.1 0.01 0.001 2.00 3.00 0.00 – 42 – VOUT_4 VOUT_1 100 100 10000 Single supply configuration 1.00 2.00 3.00 Input level [Vrms] CXA2161R ...
Page 43
... SONY CODE EIAJ CODE JEDEC CODE 56PIN LQFP(PLASTIC) 12.0 ± 0.2 10.0 ± 0 0.08 0.32 – 0.07 0.13 M DETAIL A PACKAGE STRUCTURE PACKAGE MATERIAL LEAD TREATMENT LQFP-56P-L01 LEAD MATERIAL LQFP056-P-1010 PACKAGE MASS – 43 – 1.7MAX 0 0.08 0.32 – 0.07 (0.3) DETAIL B EPOXY RESIN PALLADIUM PLATING COPPER ALLOY 0.3g Sony Corporation CXA2161R ...