UCN5815EP Allegro Micro Systems, Inc., UCN5815EP Datasheet

no-image

UCN5815EP

Manufacturer Part Number
UCN5815EP
Description
Manufacturer
Allegro Micro Systems, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UCN5815EP
Manufacturer:
ALL
Quantity:
5 510
Part Number:
UCN5815EP
Manufacturer:
AD
Quantity:
5 510
Part Number:
UCN5815EP
Manufacturer:
ALLEGRO/雅丽高
Quantity:
20 000
Part Number:
UCN5815EPF
Manufacturer:
ALLEGRO
Quantity:
12 388
Output Voltage, V
Logic Supply Voltage Range,
Load Supply Voltage Range,
Input Voltage Range,
Continuous Output Current,
Package Power Dissipation, P
Operating Temperature Range,
Storage Temperature Range,
* Derate linearly to 0 W at +150 C.
Caution: CMOS devices have input static
protection but are susceptible to damage when
exposed to extremely high static electrical
charges.
V
V
V
I
(UCN5815A) . . . . . . . . . . . . . . . 2.5 W*
(UCN5815EP) . . . . . . . . . . . . . 2.27 W*
T
T
OUT
A
S
DD
BB
IN
. . . . . . . . . . . . . . . . . -20 C to +85 C
. . . . . . . . . . . . . . . . -55 C to +150 C
. . . . . . . . . . . . . . . . . . 5.0 V to 60 V
. . . . . . . . . . . . . . . . . . . . . . -40 mA
. . . . . . . . . . . . . . . . . . 4.5 V to 15 V
. . . . . . . . . . . -0.3 V to V
OUT
. . . . . . . . . . . . . . 60 V
D
Dwg. No. A-10,987
DD
+ 0.3 V
5815
displays, the UCN5815A and UCN5815EP BiMOS II integrated circuits
consist of eight NPN Darlington source drivers with output pull-down
resistors, a CMOS latch for each driver, and common STROBE,
BLANKING, and ENABLE functions.
the original BiMOS circuits. With a 5 V logic supply, they will typically
operate above 5 MHz. With a 12 V supply, significantly higher speeds
are obtained. The CMOS inputs cause minimum loading and are
compatible with standard CMOS and NMOS logic commonly found
in microprocessor designs. TTL circuits may require the use of
appropriate pull-up resistors.
digit drivers in vacuum-fluorescent displays. All eight outputs can be
activated simultaneously at ambient temperatures in excess of 75 C.
To simplify printed wiring board layout, output connections are oppo-
site the inputs. A minimum component display subsystem, requiring
few or no discrete components, can be assembled using the
UCN5815A/EP with the UCN5810AF/EPF/LWF, UCN5812AF/EPF, or
UCN5818AF/EPF serial-to-parallel latched drivers.
suffix ‘EP’ indicates a 28-lead PLCC.
Always order by complete part number:
Part Number
UCN5815A
UCN5815EP
4.4 MHz Minimum Date-lnput Rate
High-Voltage Source Outputs
CMOS, NMOS, TTL Compatible Inputs
Low-Power CMOS Latches
Internal Pull-Down Resistors
Wide Supply-Voltage Range
Designed primarily for use with high-voltage vacuum-fluorescent
BiMOS II devices have considerably better data-input rates than
The bipolar outputs may be used as segment, dot (matrix), bar, or
Suffix ‘A’ devices are furnished in a standard 22-pin plastic DIP;
LATCHED SOURCE DRIVERS
Package
22-Pin DIP
28-Lead PLCC
BiMOS II 8-BIT

Related parts for UCN5815EP

UCN5815EP Summary of contents

Page 1

... 0 Continuous Output Current -40 mA OUT Package Power Dissipation (UCN5815A 2.5 W* (UCN5815EP 2.27 W* Operating Temperature Range - + Storage Temperature Range - +150 Derate linearly +150 C. Caution: CMOS devices have input static ...

Page 2

BiMOS II 8-BIT LATCHED SOURCE DRIVERS Characteristic Symbol Output OFF Voltage V OUT Output ON Voltage V OUT Output Pull-Down Current I OUT Output Leakage Current I OUT Input Voltage V IN(1) V IN(0) Input Current I IN(1) Input ...

Page 3

Information present at an input is trans- ferred to its latch when the STROBE and ENABLE are high. The latches will continue to accept new data as long as both STROBE and ENABLE are held high. With either STROBE or ...

Page 4

BiMOS II 8-BIT LATCHED SOURCE DRIVERS 22 0.380 0.330 1 0.070 0.030 0.210 MAX 0.015 MIN 0.022 0.014 22 9.65 8.39 1 0.070 0.030 5.33 MAX 0.39 MIN 0.558 0.356 NOTES: 1. Exact body and lead configuration at vendor’s ...

Page 5

BSC 0.219 0.191 0.331 0.533 5.56 4.85 1.27 BSC 5.56 4.85 NOTES: 1. Exact body and lead configuration at vendor’s option within limits shown. 2. Lead spacing tolerance is non-cumulative 0.026 0.032 0.456 ...

Page 6

BiMOS II 8-BIT LATCHED SOURCE DRIVERS BiMOS II (Series 5800) & DABiC IV (Series 6800) INTELLIGENT POWER INTERFACE DRIVERS * Current is maximum specified test condition, voltage is maximum rating. See specification for sustaining voltage limits. Negative current is ...

Related keywords