GM71C18163CJ-6 Hynix Semiconductor, GM71C18163CJ-6 Datasheet
GM71C18163CJ-6
Specifications of GM71C18163CJ-6
Available stocks
Related parts for GM71C18163CJ-6
GM71C18163CJ-6 Summary of contents
Page 1
Description The GM71C(S)18163C/CL is the new generation dynamic RAM organized 1,048,576 x 16 bit. GM71C(S)18163C/CL has realized higher density, higher performance and various functions by utilizing advanced CMOS process technology. The GM71C(S)18163C/CL offers Extended Data out(EDO) Mode as a high ...
Page 2
Pin Description Pin A0-A9 Address Inputs A0-A9 Refresh Address Inputs I/O0-I/O15 Data Input/Data Output RAS Row Address Strobe UCAS, LCAS Column Address Strobe Ordering Information Type No. GM71C(S)18163CJ/CLJ -5 GM71C(S)18163CJ/CLJ -6 GM71C(S)18163CJ/CLJ -7 GM71C(S)18163CT/CLT -5 GM71C(S)18163CT/CLT -6 GM71C(S)18163CT/CLT -7 Absolute ...
Page 3
Recommended DC Operating Conditions (T Symbol V Supply Voltage CC V Input High Voltage IH V Input Low Voltage IL Note: All voltage referred to Vss. The supply voltage with all VCC pins must be on the same level. The ...
Page 4
DC Electrical Characteristics (V Symbol V Output Level OH Output "H" Level Voltage (I V Output Level OL Output "L" Level Voltage (I I Operating Current CC1 Average Power Supply Operating Current (RAS, UCAS or LCAS Cycling I Standby Current ...
Page 5
Capacitance (V = 5V+/-10 Symbol C Input Capacitance (Address Input Capacitance (Clocks Output Capacitance (Data-In/Out) I/O Note: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method. 2. LCAS and UCAS = V ...
Page 6
Read Cycle Symbol Parameter t Access Time from RAS RAC t Access Time from CAS CAC t Access Time from Address AA t Access Time from OE OAC t Read Command Setup Time RCS t Read Command Hold Time to ...
Page 7
Write Cycle Symbol Parameter Write Command Setup Time t WCS Write Command Hold Time t WCH Write Command Pulse Width Write Command to RAS Lead Time RWL t Write Command to CAS Lead Time CWL Data-in Setup ...
Page 8
EDO Page Mode Cycle Symbol Parameter t EDO Page Mode Cycle Time HPC EDO Page Mode RAS Pulse Width t RASP Access Time from CAS Precharge t ACP t RAS Hold Time from CAS Precharge RHCP t Output data Hold ...
Page 9
Self Refresh Mode ( L-version ) Symbol Parameter t RAS Pulse Width(Self-Refresh) RASS t RAS Precharge Time(Self-Refresh) RPS t CAS Hold Time(Self-Refresh) CHS Notes : 1. AC measurements assume initial pause of 200us is required after power ...
Page 10
These parameters are referred to UCAS and LCAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles. 16. t defines RAS pulse width in EDO mode cycles. RASP 17. Access time ...
Page 11
Package Dimension 42 SOJ 1.058(26.89) MAX 1.072(27.23) MAX 0.050(1.27) TYP 0.015(0.38) MIN 0.020(0.50) MAX 44(50) TSOP-II 0.820(20.82) MIN 0.830(21.08) MAX 0.012(0.30) MIN 0.017(0.45) MAX Rev 0.1 / Apr’01 0.128(3.25) MIN 0.148(3.75) MAX 0.026(0.66) MIN 0.032(0.81) MAX 0.037(0.95) MIN 0.041(1.05) MAX ...