VSC8111QB Vitesse Semiconductor Corp., VSC8111QB Datasheet
VSC8111QB
Specifications of VSC8111QB
Available stocks
Related parts for VSC8111QB
VSC8111QB Summary of contents
Page 1
Data Sheet VSC8111 Features • Operates at Either STS-3/STM-1 (155.52 Mb/s) or STS-12/STM-4 (622.08 Mb/s) Data Rates • Compatible with Industry ATM UNI Devices • On Chip Clock Generation of the 155.52 Mhz or 622.08 Mhz High Speed Clock • ...
Page 2
ATM/SONET/SDH 155/622 Mb/s Transceiver Mux/Demux with Integrated Clock Generation Functional Description The VSC8111 is designed to provide a SONET/SDH compliant interface between the high speed optical networks and the lower speed User Network Interface (UNI) devices such as the PM5355 ...
Page 3
Data Sheet VSC8111 Receive Section High speed Non-Return to Zero (NRZ) serial data at 155Mb/s or 622Mb/s are received by the RXDATAIN inputs. RXDATAIN is clocked in on the rising edge of RXCLKIN+. See Figure 2. The serial data is ...
Page 4
ATM/SONET/SDH 155/622 Mb/s Transceiver Mux/Demux with Integrated Clock Generation PLL clock multiplier. The VSC8111 has two TTL inputs LOSTTL and LOSPOL one to force the part into a Loss of Signal state, the other to control the polarity. The LOSTTL ...
Page 5
Data Sheet VSC8111 lel to serial conversion of the low speed data (TXIN [7:0]) is selected and converted back to parallel data in the receiver section and presented at the low speed parallel outputs (RXOUT [7:0]). See Figure 4. The ...
Page 6
ATM/SONET/SDH 155/622 Mb/s Transceiver Mux/Demux with Integrated Clock Generation Loop Timing LOOPTIM0 mode bypasses the CMU when the LOOPTIM0 input is asserted high. In this mode the CMU is bypassed by using the receive clock (RXCLKIN), and the entire part ...
Page 7
Data Sheet VSC8111 Clock Multiplier Unit Table 2: Reference Frequency Selection and Output Frequency Control STS12 G52142-0, Rev 4.2 8/31/98 741 Calle Plano, ...
Page 8
ATM/SONET/SDH 155/622 Mb/s Transceiver Mux/Demux with Integrated Clock Generation Table 3: Clock Multiplier Unit Performance Name RCd Reference clock duty cycle RCj Reference clock jitter (RMS) @ 77.76 MHz ref RCj Reference clock jitter (RMS) @ 51.84 MHz ref RCj ...
Page 9
Data Sheet VSC8111 Table 5: Receive High Speed Data Input Timing Table (STS-3 Operation) Parameter T Receive clock period RXCLK T Serial data setup time with respect to RXCLKIN RXSU T Serial data hold time with respect to RXCLKIN RXH ...
Page 10
ATM/SONET/SDH 155/622 Mb/s Transceiver Mux/Demux with Integrated Clock Generation Figure 9: Receive Data Output Timing Diagram RXCLKIN+ RXCLKIN- RXLSCKOUT RXOUT [7:0] FP Table 8: Receive Data Output Timing Table (STS-12 Operation) Parameter T Receive clock period RXCLKIN T Receive data ...
Page 11
Data Sheet VSC8111 Figure 10: Transmit High Speed Data Timing Diagram TXCLKOUT- TXCLKOUT+ TXDATAOUT+ TXDATAOUT- Table 10: Transmit High Speed Data Timing Table (STS-12 Operation) Parameter T Transmit clock period TXCLK Skew between the falling edge of TXCLKOUT+ and T ...
Page 12
ATM/SONET/SDH 155/622 Mb/s Transceiver Mux/Demux with Integrated Clock Generation AC Characteristics Table 13: PECL and TTL Outputs Parameters Description T TTL Output Rise Time R,TTL T TTL Output Fall Time F,TTL T PECL Output Rise Time R,PECL T PECL Output ...
Page 13
Data Sheet VSC8111 Table 14: PECL and TTL Inputs and Outputs Parameters Description Output LOW V OL voltage (TTL) Input HIGH V IH voltage (TTL) Input LOW V IL voltage (TTL) Input HIGH I IH current (TTL) Input LOW current ...
Page 14
ATM/SONET/SDH 155/622 Mb/s Transceiver Mux/Demux with Integrated Clock Generation Absolute Maximum Ratings Power Supply Voltage (V ) Potential to GND .................................................................................-0. Input Voltage (PECL inputs) ............................................................................................ -0. Input Voltage (TTL inputs) .........................................................................................................-0.5V to ...
Page 15
Data Sheet VSC8111 Package Pin Description Table 16: Pin Definitions Signal Pin FACLOOP 1 VDD 2 N/C 3 RESET 4 LOOPTIM0 VDD 9 TXDATAOUT+ 10 TXDATAOUT- 11 VSS 12 TXCLKOUT+ 13 TXCLKOUT- 14 ...
Page 16
ATM/SONET/SDH 155/622 Mb/s Transceiver Mux/Demux with Integrated Clock Generation Table 16: Pin Definitions Signal Pin VDD 31 N/C 32 RX50MCK 33 VSS 34 RXOUT0 35 RXOUT1 36 VSS 37 RXOUT2 38 RXOUT3 39 VSS 40 RXOUT4 41 RXOUT5 42 VSS ...
Page 17
Data Sheet VSC8111 Table 16: Pin Definitions Signal Pin CP1 63 CN1 64 CN2 65 CP2 66 VDDA 67 VDDA 68 VDDA 69 VSSA 70 VSSA 71 VSS 72 N/C 73 N/C 74 VSS 75 VDD 76 N/C 77 N/C ...
Page 18
ATM/SONET/SDH 155/622 Mb/s Transceiver Mux/Demux with Integrated Clock Generation Table 16: Pin Definitions Signal Pin N/C 96 STS12 97 N/C 98 VDD 99 EQULOOP 100 Page 18 741 Calle Plano, Camarillo, CA 93012 • 805/388-3700 • FAX: 805/987-5896 VITESSE SEMICONDUCTOR ...
Page 19
Data Sheet VSC8111 Package Information PIN 100 PIN 1 RAD 2.92 EXPOSED HEATSINK (NOTE 2) 9.0 X 9.0 (N0TE 2) PIN NOTES: (1) Drawings not to scale. (2) Two styles of exposed heat spreaders may be used; ...
Page 20
ATM/SONET/SDH 155/622 Mb/s Transceiver Mux/Demux with Integrated Clock Generation The VSC8111 is manufactured in a 100PQFP package which is supplied by two different vendors. The crit- ical dimensions in the drawing represent the superset of dimensions for both packages. The ...
Page 21
... Commercial Temperature ambient case VSC8111QB1 155Mb/s-622Mb/s Mux/Dmux with CMU in 100 Pin PQFP Extended Temperature ambient to 110 C case VSC8111QB2 155Mb/s-622Mb/s Mux/Dmux with CMU in 100 Pin PQFP Industrial Temperature, -40 C ambient case Notice Vitesse Semiconductor Corporation reserves the right to make changes in its products specifications or other information at any time without prior notice. Therefore the reader is cautioned to confi ...
Page 22
ATM/SONET/SDH 155/622 Mb/s Transceiver Mux/Demux with Integrated Clock Generation Application Notes Interconnecting the Byte Clocks (TXLSCKOUT and TXLSCKIN) The byte clock (TXLSCKOUT and TXLSCKIN) on the VSC8111 has been brought off-chip to allow as much flexibility in system-level clocking schemes ...
Page 23
Data Sheet VSC8111 Important note: The 11 ns max Tpd on the PM5355 assumes a 50pf load @ 60ps/pf, therefore the max delay is due to loading. The VSC8113 input (TXLSCKIN) plus package is about 6pf. Assuming ...
Page 24
ATM/SONET/SDH 155/622 Mb/s Transceiver Mux/Demux with Integrated Clock Generation Table 18: AC Coupling Component Values Component C1, C2, C3, C4 TTL Input Structure The TTL inputs of the VSC8111 are 3.3V TTL which can accept 5.0V ...
Page 25
Data Sheet VSC8111 V +3 INPUT R GND REFCLK and TTL Inputs G52142-0, Rev 4.2 8/31/98 741 Calle Plano, Camarillo, CA 93012 • 805/388-3700 • FAX: 805/987-5896 VITESSE SEMICONDUCTOR CORPORATION ATM/SONET/SDH 155/622 Mb/s Transceiver Mux/Demux with Integrated Clock ...
Page 26
ATM/SONET/SDH 155/622 Mb/s Transceiver Mux/Demux with Integrated Clock Generation Page 26 741 Calle Plano, Camarillo, CA 93012 • 805/388-3700 • FAX: 805/987-5896 VITESSE SEMICONDUCTOR CORPORATION VITESSE SEMICONDUCTOR CORPORATION Data Sheet VSC8111 G52142-0, Rev 4.2 8/31/98 ...