TE28F640J3A-150

Manufacturer Part NumberTE28F640J3A-150
DescriptionTE28F640J3A-150Intel StrataFlash Memory (J3)
ManufacturerIntel Corporation
TE28F640J3A-150 datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
Page 24/72

Download datasheet (552Kb)Embed
PrevNext
256-Mbit J3 (x8/x16)
NOTES:
1. CE
low is defined as the last edge of CE0, CE1, or CE2 that enables the device. CE
X
first edge of CE0, CE1, or CE2 that disables the device (see
2. When reading the flash array a faster t
Register reads, query reads, or device identifier reads).
Figure 10. 4-Word Page Mode Read Waveform
A[MAX:3] [A]
A[2:1] [A]
CEx [E]
OE# [G]
WE# [W]
R6
R7
D[15:0] [Q]
R5
RP# [P]
NOTE: CE
low is defined as the last edge of CE0, CE1, or CE2 that enables the device. CE
X
the first edge of CE0, CE1, or CE2 that disables the device (see
24
(R16) applies. For non-array reads, R4 applies (i.e.: Status
GLQV
R1
R1
R2
00
01
R3
R4
R10
R15
1
2
high is defined at the
X
Table
13).
10
11
R8
R10
R9
3
4
high is defined at
X
Table
13).
Datasheet
0606_16