TE28F640J3A-150

Manufacturer Part NumberTE28F640J3A-150
DescriptionTE28F640J3A-150Intel StrataFlash Memory (J3)
ManufacturerIntel Corporation
TE28F640J3A-150 datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
Page 54/72:

Block Status Register

Download datasheet (552Kb)Embed
PrevNext
256-Mbit J3 (x8/x16)
Table 25. Query Structure
Offset
00h
01h
(BA+2)h
(2)

Block Status Register

04-0Fh
Reserved
10h
CFI Query Identification String
1Bh
System Interface Information
27h
Device Geometry Definition
Primary Intel-Specific Extended
(3)
P
Query Table
NOTES:
1. Refer to the Query Structure Output section and offset 28h for the detailed definition of offset
address as a function of device bus width and mode.
2. BA = Block Address beginning location (i.e., 02000h is block 2’s beginning location when the
block size is 128 Kbyte).
3. Offset 15 defines “P” which points to the Primary Intel-Specific Extended Query Table.
A.3

Block Status Register

The block status register indicates whether an erase operation completed successfully or whether a
given block is locked or can be accessed for flash program/erase operations.
Table 26. Block Status Register
Offset
Length
(1)
(BA+2)h
1
NOTE:
1. BA = The beginning location of a Block Address (i.e., 008000h is block 1’s (64-KB block) beginning location
in word mode).
A.4
CFI Query Identification String
The CFI Query Identification String provides verification that the component supports the
Common Flash Interface specification. It also indicates the specification version and supported
vendor-specified command set(s).
Table 27. CFI Identification (Sheet 1 of 2)
Offset
Length
10h
3
Query-unique ASCII string “QRY”
13h
2
Primary vendor command set and control interface ID code.
16-bit ID code for vendor-specified algorithms
15h
2
Extended Query Table primary algorithm address
17h
2
Alternate vendor command set and control interface ID code.
54
Sub-Section Name
Manufacturer Code
Device Code
Block-Specific Information
Reserved for Vendor-Specific Information
Reserved for Vendor-Specific Information
Command Set ID and Vendor Data Offset
Flash Device Layout
Vendor-Defined Additional Information
Specific to the Primary Vendor Algorithm
Description
Block Lock Status Register
BSR.0 Block Lock Status
0 = Unlocked
1 = Locked
BSR 1–7: Reserved for Future Use
Description
Description
Notes
1
1
1,2
1
1
1
1
1,3
Address
Value
BA+2:
--00 or --01
BA+2:
(bit 0): 0 or 1
BA+2:
(bit 1–7): 0
Hex
Add.
Value
Code
10
--51
“Q”
11:
--52
“R”
12:
--59
“Y”
13:
--01
14:
--00
15:
--31
16:
--00
17:
--00
Datasheet