TE28F640J3A-150

Manufacturer Part NumberTE28F640J3A-150
DescriptionTE28F640J3A-150Intel StrataFlash Memory (J3)
ManufacturerIntel Corporation
TE28F640J3A-150 datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
Page 66/72:

Clear Lock-Bit Flowchart

Download datasheet (552Kb)Embed
PrevNext
256-Mbit J3 (x8/x16)
Figure 25. Clear Lock-Bit Flowchart
Start
Write 60H
Write D0H
Read Status Register
SR.7 =
1
Full Status
Check if Desired
Clear Block Lock-Bits
Complete
FULL STATUS CHECK PROCEDURE
Read Status Register
Data (See Above)
SR.3 =
0
SR.4,5 =
0
SR.5 =
0
Clear Block Lock-Bits
Successful
66
Bus
Operation
Write
Write
Read
Standby
0
Write FFH after the clear lock-bits operation to place device in read
array mode.
Bus
Operation
Standby
1
Voltage Range Error
Standby
1
Command Sequence
Standby
Error
SR.5, SR.4, and SR.3 are only cleared by the Clear Status Register
command.
1
Clear Block Lock-Bits
If an error is detected, clear the status register before attempting retry
Error
or other error recovery.
Command
Comments
Clear Block
Data = 60H
Lock-Bits Setup
Addr = X
Clear Block or
Data = D0H
Lock-Bits Confirm
Addr = X
Status Register Data
Check SR.7
1 = WSM Ready
0 = WSM Busy
Command
Comments
Check SR.3
1 = Programming Voltage Error
Detect
Check SR.4, 5
Both 1 = Command Sequence
Error
Check SR.5
1 = Clear Block Lock-Bits Error
Datasheet