CY62256LL-55ZI Cypress Semiconductor Corporation., CY62256LL-55ZI Datasheet

no-image

CY62256LL-55ZI

Manufacturer Part Number
CY62256LL-55ZI
Description
CY62256LL-55ZI256K (32K x 8) Static RAM
Manufacturer
Cypress Semiconductor Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY62256LL-55ZI
Manufacturer:
TEXAS
Quantity:
840
Cypress Semiconductor Corporation
Document #: 38-05248 Rev. *C
Features
• Temperature Ranges
• High speed: 55 ns and 70 ns
• Voltage range: 4.5V–5.5V operation
• Low active power (70 ns, LL version, Com’l and Ind’l)
• Low standby power (70 ns, LL version, Com’l and Ind’l)
• Easy memory expansion with CE and OE features
• TTL-compatible inputs and outputs
• Automatic power-down when deselected
• CMOS for optimum speed/power
• Package available in a standard 450-mil-wide (300-mil
Note:
1.
Logic Block Diagram
body width) 28-lead narrow SOIC, 28-lead TSOP-1,
28-lead reverse TSOP-1, and 600-mil 28-lead PDIP
packages
— Commercial: 0°C to 70°C
— Industrial: –40°C to 85°C
— Automotive: –40°C to 125°C
— 275 mW (max.)
— 28 µW (max.)
For best practice recommendations, please refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com.
CE
WE
OE
A
A
A
A
A
A
A
A
A
10
9
8
7
6
5
4
3
2
3901 North First Street
INPUTBUFFER
512 x 512
DECODER
COLUMN
ARRA Y
Functional Description
The CY62256 is a high-performance CMOS static RAM
organized as 32K words by 8 bits. Easy memory expansion is
provided by an active LOW chip enable (CE) and active LOW
output enable (OE) and three-state drivers. This device has an
automatic
consumption by 99.9% when deselected.
An active LOW write enable signal (WE) controls the
writing/reading operation of the memory. When CE and WE
inputs are both LOW, data on the eight data input/output pins
(I/O
addressed by the address present on the address pins (A
through A
the device and enabling the outputs, CE and OE active LOW,
while WE remains inactive or HIGH. Under these conditions,
the contents of the location addressed by the information on
address pins are present on the eight data input/output pins.
The input/output pins remain in a high-impedance state unless
the chip is selected, outputs are enabled, and write enable
(WE) is HIGH.
POWER
DOWN
0
through I/O
256K (32K x 8) Static RAM
14
). Reading the device is accomplished by selecting
San Jose
power-down
7
) is written into the memory location
feature,
CA 95134
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
[1]
0
1
2
3
4
5
6
7
reducing
Revised June 25, 2004
408-943-2600
CY62256
the
power
0

Related parts for CY62256LL-55ZI

CY62256LL-55ZI Summary of contents

Page 1

Features • Temperature Ranges — Commercial: 0°C to 70°C — Industrial: –40°C to 85°C — Automotive: –40°C to 125°C • High speed and 70 ns • Voltage range: 4.5V–5.5V operation • Low active power (70 ns, LL version, ...

Page 2

... Product Portfolio Product CY62256 Commercial CY62256L Com’l / Ind’l CY62256LL Commercial CY62256LL Industrial CY62256LL Automotive Pin Configurations Narrow SOIC Top View ...

Page 3

Maximum Ratings (Above which the useful life may be impaired. For user guide- lines, not tested.) Storage Temperature ................................. –65°C to +150°C Ambient Temperature with Power Applied..............................................-55°C to +125°C Supply Voltage to Ground Potential (Pin 28 to Pin 14) ........................................... ...

Page 4

Thermal Resistance Description Thermal Resistance Still Air, soldered on a 4.25 x 1.125 [5] (Junction to Ambient) inch, 4-layer printed circuit board Thermal Resistance [5] (Junction to Case) AC Test Loads and Waveforms R1 1800 Ω 5V OUTPUT OUTPUT R2 ...

Page 5

Switching Characteristics Over the Operating Range Parameter Read Cycle t Read Cycle Time RC t Address to Data Valid AA t Data Hold from Address Change OHA t CE LOW to Data Valid ACE t OE LOW to Data Valid ...

Page 6

Switching Waveforms (continued) [13, 14] Read Cycle No HIGH IMPEDANCE DATA OUT t LZCE SUPPLY CURRENT Write Cycle No. 1 (WE Controlled) ADDRESS DATA I/O NOTE t ...

Page 7

Switching Waveforms (continued) Write Cycle No. 3 (WE Controlled, OE LOW) ADDRESS DATA I/O NOTE 17 Document #: 38-05248 Rev. *C [11, 16 DATA t HZWE ...

Page 8

Typical DC and AC Characteristics NORMALIZED SUPPLY CURRENT vs. SUPPLY VOLTAGE 1.4 1 1.0 0.8 0.6 V =5. =25°C A 0.4 0 0.0 4.0 4.5 5.0 5.5 SUPPLY VOLTAGE (V) NORMALIZED ACCESS TIME vs. ...

Page 9

... CY62256LL−55SNI CY62256LL−55ZI CY62256LL−55SNE CY62256LL−55ZE CY62256LL−55ZRE 70 CY62256−70SNC CY62256L−70SNC CY62256LL−70SNC CY62256L–70SNI CY62256LL−70SNI CY62256LL−70ZC CY62256LL−70ZI CY62256−70PC CY62256L−70PC CY62256LL−70PC CY62256LL−70ZRI Document #: 38-05248 Rev. *C (continued) TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING 30.0 25 ...

Page 10

Package Diagrams Document #: 38-05248 Rev. *C 28-lead (600-mil) Molded DIP P15 28-lead (300-mil) SNC (Narrow Body) SN28 CY62256 51-85017-A 51-85092-*B Page ...

Page 11

Package Diagrams (continued) 28-lead Thin Small Outline Package Type 13.4 mm) Z28 28-lead Reverse Type 1 Thin Small Outline Package (8 x 13.4 mm) ZR28 All product and company names mentioned in this document are the trademarks ...

Page 12

Document Title: CY62256 256K (32K x 8) Static RAM Document Number: 38-05248 Issue REV. ECN NO. Date ** 113454 03/06/02 *A 115227 05/23/02 *B 116506 09/04/02 *C 238448 See ECN Document #: 38-05248 Rev. *C Orig. of Change MGN Change ...

Related keywords