MC145425P Motorola, MC145425P Datasheet
MC145425P
Available stocks
Related parts for MC145425P
MC145425P Summary of contents
Page 1
... SLAVE 16 kbps D2 ISDN UDLT 64 kbps B1 64 kbps B2 Order this document by MC145421/D MC145421 MC145425 P SUFFIX 24 PLASTIC PACKAGE 1 CASE 709 DW SUFFIX SOG PACKAGE 24 CASE 751F 1 ORDERING INFORMATION MC145421P Plastic Package MC145425P Plastic Package MC145421DW SOG Package MC145425DW SOG Package MC145421 MC145425 1 ...
Page 2
... MC145421 MC145425 2 PIN ASSIGNMENTS MC145425 — SLAVE (PLASTIC AND SOG PACKAGES ref D1I D2I DCLK D1O D2O Mu LO1 3 22 LO2 BCLK 6 19 CLKOUT 7 18 XTL 8 17 CCI 9 16 TONE 10 15 EN1 11 14 EN2 MOTOROLA ...
Page 3
... LO1 MODULATOR 22 – LO2 17 CCI 18 OSC XTL Mu/A 16 TONE 19 CLKOUT ref DEMODULATOR MOTOROLA CHANNEL BUFFERS SEQUENCE B CHANNEL BUFFERS AND CONTROL D2 D CHANNEL BUFFERS CHANNEL BUFFERS ...
Page 4
... A 0.36 — mA 0.8 — 1.7 — mA 3.5 — 100 — k — – 450 A 450 — A 800 A drive capability. Min Max Unit 4.6 — Vpeak — 2.0 2.5 V – 22 – 18 dBm 50 — mVpeak 75 300 k MOTOROLA ...
Page 5
... VD, B, and D channel data bits. When PD is brought high, the ISDN UDLT powers up. Then, it begins MOTOROLA transmitting every MSI period to the slave device, shortly after the rising edge of MSI. The state of this pin is latched if the SE pin is held low ...
Page 6
... A high on this pin indicates that a valid transmission burst has been demodulated. A valid burst is determined by proper synchronization and the absence of detected bit errors transmissions from the master have been received in the last 250 s, as determined by an internal oscillator, VD will go low. resistor tied to the MOTOROLA ...
Page 7
... D Channel Outputs (Pins 9, 10) These two pins are outputs for the 16 kbps D data chan- nels. These pins are updated on the rising edges of the slave DCLK output pin. MOTOROLA Tx Transmit Data Output (Pin 13) This line is an output for the B channel data received from the master ...
Page 8
... VD pin low. An internal counter is incremented for each frame that does not contain an incoming burst. The counter is reset upon de- modulating a burst from the far end. Time–out can occur whether the device is powered up or down. MOTOROLA ...
Page 9
... B CHANNEL 1 OUTPUT Rx DON’T CARE Figure 1. Typical MC145421 Master ISDN UDLT Timing MOTOROLA when a valid burst is received, time–out ends and the PD pin is driven high to indicate power up. This feature allows the slave UDLT to self–power–up and down in demand–powered loop systems. ...
Page 10
... Figure 2. MC145425 Slave ISDN UDLT Timing Top Trace: MSI Bottom Trace: Outgoing burst measured at LI (with respect to V ref ) MC145421 MC145425 10 125 1ST BIT 1ST BIT Figure 3. Master Burst SLIP ABSORBED 16 2ND BIT 2ND BIT B CHANNEL 2 OUTPUT B CHANNEL 2 INPUT MOTOROLA ...
Page 11
... LO1 LO2 MASTER OR SLAVE ISDN UDLT V ref LI TRANSFORMER PARAMETERS INDUCTANCE OF Tx: WINDING: 1.75 mH TURNS RATIO 2:1 TURNS RATIO 4:1 MOTOROLA + 5 V 110 110 110 110 + 5 V 0 DIODES: 1N4148 OR EQUIVALENT Figure 4. Interface to Twisted Pair Wire TWISTED PAIR WIRE ...
Page 12
... MOTOROLA ...
Page 13
... MOTOROLA MC145421 MC145425 13 ...
Page 14
... MC145421 MC145425 14 MOTOROLA ...
Page 15
... - 28X 0.010 (0.25 -T- G 26X MOTOROLA PACKAGE DIMENSIONS P SUFFIX PLASTIC PACKAGE CASE 709– SEATING PLANE DW SUFFIX SOG PACKAGE CASE 751F– 14X -B- 0.010 (0.25 -T- ...
Page 16
... Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters can and do vary in different applications. All operating parameters, including “ ...