W83627F-AW Winbond, W83627F-AW Datasheet
W83627F-AW
Available stocks
Related parts for W83627F-AW
W83627F-AW Summary of contents
Page 1
... W83627HF/F W83627HG/G Winbond LPC I/O Date： 2006/06/09 Revision： 2.27 ...
Page 2
W83627HF/F, W83627HG/G Data Sheet Revision History VERSION DATE 0.50 09/25/98 88-93,102,105, 0.51 11/10/98 139,151,153 0.52 01/11/99 90-93;113-115 90,91,113-115, 0.53 07/26/99 119-123,133,136, 137,140,141 1.0 11/14/00 All 2.0 11/01/02 All 2.1 03/07/ P74 ~ P76 2.2 04/09/03 2. P3,P90,P111 3. ...
Page 3
... Table of Content- 1. GENERAL DESCRIPTION ......................................................................................................... 1 2. FEATURES ................................................................................................................................. 3 3. BLOCK DIAGRAM FOR W83627F............................................................................................. 6 4. BLOCK DIAGRAM FOR W83627HF .......................................................................................... 7 5. PIN CONFIGURATION ............................................................................................................... 8 6. PIN DESCRIPTION................................................................................................................... 12 6.1 LPC Interface ............................................................................................................... 13 6.2 FDC Interface............................................................................................................... 14 6.3 Multi-Mode Parallel Port............................................................................................... 15 6.4 Serial Port Interface ..................................................................................................... 21 6.5 KBC Interface............................................................................................................... 22 6.6 ACPI Interface.............................................................................................................. 22 6.7 Hardware Monitor Interface ......................................................................................... 23 6.8 Game Port & MIDI Port ................................................................................................ 24 6 ...
Page 4
REGISTERS AND RAM............................................................................................... 42 8. SERIAL IRQ .............................................................................................................................. 76 8.1 Start Frame .................................................................................................................. 76 8.2 IRQ/Data Frame........................................................................................................... 76 8.3 Stop Frame .................................................................................................................. 77 9. CONFIGURATION REGISTER ................................................................................................ 78 9.1 Plug and Play Configuration ........................................................................................ 78 9.1.1 Compatible PnP..............................................................................................................78 9.1.2 ...
Page 5
... TM Phoenix MultiKey/ customer code. The W83627F/HF provides a set of flexible I/O control functions to the system designer through a set of General Purpose I/O ports. These GPIO ports may serve as simple I/O or may be individually con- figured to provide a predefined alternate function. General Purpose Port 1 is designed to be functional even in power down mode（VCC is off）. ...
Page 6
... The W83627F/HF contains a game port and a MIDI port. The game port is designed to support 2 joy- sticks and can be applied to all standard PC game control devices, They are very important for a en- tertainment or consumer computer. Only the W83627HF support hardware status monitoring for personal computers. It can be used to ...
Page 7
... General • Meet LPC Spec. 1.0 • Support LDRQ#（LPC DMA）, SERIRQ （serial IRQ） • Include all the features of Winbond I/O W83977TF and W83977EF • Integrate Hardware Monitor functions • Compliant with Microsoft PC98/PC99 Hardware Design Guide • Support DPM （Device Power Management）, ACPI • ...
Page 8
Internal diagnostic capabilities： ─ Loop-back controls for communications link fault isolation ─ Break, parity, overrun, framing error simulation • Programmable baud generator allows division of 1.8461 MHz and 24 MHz （2 • Maximum baud rate up ...
Page 9
MIDI Port • The baud rate is 31.25 Kbaud • 16-byte input FIFO • 16-byte output FIFO General Purpose I/O Ports • 22 programmable general purpose I/O ports • General purpose I/O ports can serve as simple I/O ports, interrupt ...
Page 10
... BLOCK DIAGRAM FOR W83627F LRESET#, LCLK, LFRAME#, LAD[3:0], LDRQ#, SERIRQ Joystick interface signals MSI MSO General-purpose I/O pins Keyboard/Mouse data and clock W83627HF/ F/ HG/ G LPC Interface Game FDC Port MIDI URA, B GPIO IR KBC CIR ACPI PRT - 6 - Floppy drive interface signals Serial port A, B ...
Page 11
BLOCK DIAGRAM FOR W83627HF LRESET#, LCLK, LFRAME#, LAD[3:0], LDRQ#, SERIRQ Joystick interface signals MSI MSO General-purpose I/O pins Keyboard/Mouse data and clock Hardware monitor channel and Vref W83627HF/ F/ HG/ G LPC Interface Game FDC Port MIDI URA, B ...
Page 12
... PIN CONFIGURATION Pin configuration of W83627F and W83627G 103 NC 104 NC NC 105 106 NC 107 NC 108 NC 109 NC 110 NC 111 NC 112 NC NC 113 VCC 114 115 NC 116 NC 117 VSS 118 NC 119 MSI/GP20 120 MSO/IRQIN0 121 ...
Page 13
...
Page 14
PIN CONFIGURATION of W83627HF and W83627HG VTIN2 103 ...
Page 15
...
Page 16
PIN DESCRIPTION TYPE I/O TTL level bi-directional pin with 8mA source-sink capability 8t I/O TTL level bi-directional pin with 12mA source-sink capability 12t I/O TTL level bi-directional pin with 24 mA source-sink capability 24t I/O 3.3V TTL level bi-directional ...
Page 17
PIN DESCRIPTION, continued. TYPE IN TTL level input pin t IN 3.3V TTL level input pin tp3 IN TTL level input pin with internal pull down resistor td IN TTL level input pin with internal pull up resistor tu IN ...
Page 18
FDC Interface SYMBOL PIN I/O DRVDEN0 1 OD DRVDEN1 2 OD12 SMI# OD12 IRQIN1 INt GP27 I/OD12t INDEX csu MOA DSB FANIN3 I/O 24ts DSA MOB FANPWM3 OD DIR# ...
Page 19
FDC Interface, continued. SYMBOL PIN I/O RDATA csu HEAD DSKCHG csu 6.3 Multi-Mode Parallel Port The following pins have alternate functions (Printer Mode and Extension FDD Mode), which are se- lected by CR28 and ...
Page 20
Multi-Mode Parallel Port, continued. SYMBOL PIN BUSY 33 MOB2# OD ACK# 34 DSB2# OD PD7 35 I/O DSA2# OD I/O IN PRINTER MODE： active high input indicates that the printer is not ready to receive data. Refer to ...
Page 21
Multi-Mode Parallel Port, continued. SYMBOL PIN PD6 36 I/O MOA2# OD PD5 37 I/O PD4 38 I/O DSKCHG2# PD3 39 I/O RDATA2# I/O PRINTER MODE： PD6 12ts Parallel port data bus bit 6. Refer to the description of the parallel ...
Page 22
Multi-Mode Parallel Port, continued. SYMBOL PIN PD2 40 I/O WP2# PD1 41 I/O TRAK02# PD0 42 I/O INDEX2# I/O PRINTER MODE： PD2 12ts Parallel port data bus bit 2. Refer to the description of the parallel port for the definition ...
Page 23
Multi-Mode Parallel Port, continued. SYMBOL PIN SLIN STEP2# OD INIT DIR2# OD ERR# 45 HEAD2# OD I/O PRINTER MODE： SLIN# 12 Output line for detection of printer selection. Refer to the de- scription of the parallel ...
Page 24
Multi-Mode Parallel Port, continued. SYMBOL PIN AFD DRVDEN0 OD STB I/O PRINTER MODE： active low output from this pin causes the printer to auto feed a line after a line is printed. Refer to ...
Page 25
Serial Port Interface SYMBOL PIN I/O CTSA CTSB# 78 DSRA DSRB# 79 RTSA HEFRAS cd DTRA PNPCVS RTSB DTRB ...
Page 26
KBC Interface SYMBOL PIN I/O KBLOCK GA20M KBRST KCLK 62 I/OD 16ts I/OD 16cs KDAT 63 I/OD 16ts I/OD 16cs MCLK 65 I/OD 16ts I/OD 16cs MDAT 66 I/OD 16ts ...
Page 27
... Hardware Monitor Interface （For W83627HF only, all these pins in W83627F are NC.） SYMBOL PIN I CASEOPEN# -5VIN 94 AIN -12VIN 95 AIN +12VIN 96 AIN +3.3VIN 98 AIN VCOREB 99 AIN VCOREA 100 AIN VREF 101 PWR VTIN3 102 AIN VTIN2 103 AIN VTIN1 104 AIN ...
Page 28
Game Port & MIDI Port SYMBOL PIN I/O MSI 119 INtu GP20 I/OD MSO 120 O 8C IRQIN0 Inc GPSA2 121 INcsu GP17 I/OD 12csu GPSB2 122 INcsu GP16 I/OD 12csu GPY1 123 I/OD 12csd I/OD GP15 12cs GPY2 ...
Page 29
General Purpose I/O Port 6.9.1 General Purpose I/O Port 1 （Power source is Vcc） See section 7.8 6.9.2 General Purpose I/O Port 2 （Power source is Vcc） SYMBOL PIN I/O GP20 119 I/OD MSI IN GP21 92 I/OD SCL ...
Page 30
General Purpose I/O Port 3 （Power souce is VSB） SYMBOL PIN GP30 73 SLP_SX# GP31 72 PWRCTL# GP32 71 PWROK GP33 70 RSMRST# GP34 69 CIRRX# GP35 64 SUSLED 6.10 POWER PINS SYMBOL PIN VCC 12, 48, 77, 114 ...
Page 31
... Through the application software or BIOS, the users can read all the monitored parameters of system from time to time. And a pop-up warning can be also activated when the monitored item was out of the proper/preset range. The application software could be Winbond's Hardware Doctor LDCM （LanDesk Client Management）, or other management application software. Also the users can set up the upper and lower limits （ ...
Page 32
... Winbond Vendor ID Winbond Vendor ID 4Fh 4Fh BANK 0 BANK 0 R-T Table Value R-T Table Value BEEP Control Register BEEP Control Register Winbond Test Register Winbond Test Register 50h~58h 50h~58h BANK 1 BANK 1 Temperature 2 Control/Staus Temperature 2 Control/Staus Registers Registers 50h~56h 50h~56h BANK 2 BANK 2 Temperature 3 Control/Staus ...
Page 33
I C interface 2 The second interface uses I C Serial Bus. W83627HF hardware monitor has three serial bus address. That is, the first address defined at CR[48h] can read/write all registers excluding Bank 1 and Bank 2 ...
Page 34
The serial bus timing of the temperature 2 and 3 are shown as follow： (a) Typical 2-byte read from preset pointer location 0 SCL SDA Start By Master Frame 1 Serial Bus Address Byte ...
Page 35
Typical pointer set followed by immediate read from configuration register 0 SCL SDA Start By Master Frame 1 Serial Bus Address By (e) Temperature 2/3 configuration register Write 0 SCL SDA ...
Page 36
Analog Inputs The maximum input voltage of the analog pin is 4.096V because the 8-bit ADC has a 16mv LSB. Really, the application of the PC monitoring would most often be connected to power suppliers. The CPU V-core voltage, ...
Page 37
... VREF which is positive voltage that the voltage node N12VIN can be obtain a posedge voltage if the scales of the two serial resirtors are carefully selected recommanded from Winbond that the scale of two serial resistors are R3=232K ohm and R4=56K ohm. The input voltage of node N12VIN can be calculated by following equation. ...
Page 38
Temperature Measurement Machine The temperature data format is 8-bit two's-complement for sensor 2 and 9-bit two's-complement for sensor 1. The 8-bit temperature data can be obtained by reading the CR[27h]. The 9-bit temperature data can be obtained by reading ...
Page 39
Bipolar Transistor Temperature Sensor C B 2N3904 E OR Pentium II CPU Therminal Diode 7.4 FAN Speed Count and FAN Speed Control 7.4.1 Fan speed count Inputs are provides for signals from fans equipped with tachometer outputs. The level of ...
Page 40
NOMINAL DIVISOR PRM 1 8800 2 （default） 4400 4 2200 8 1100 16 550 32 275 64 137 128 68 +12V +5V Pull-up resister 4.7K Ohms diode +12V Fan Input FAN Out Pin 111-113 GND W83627HF FAN Connector Fan with ...
Page 41
Fan speed control The W83627HF provides 2 sets for fan PWM speed control. The duty cycle of PWM can be pro- grammed by a 8-bit registers which are defined in the Bank0 CR5A and CR5B. The default duty cycle ...
Page 42
SMI# interrupt mode 7.5.1 Voltage SMI# mode： SMI# interrupt for voltage is Two-Times Interrupt Mode. Voltage exceeding high limit or going below low limit will causes an interrupt if the previous interrupt has been reset by reading all the ...
Page 43
Temperature 1 SMI# modes The W83627HF temperature sensor 1 SMI# interrupt has two modes （1）Comparator Interrupt Mode Setting the T （Temperature Hysteresis） limit to 127°C will set temperature sensor 1 SMI# HYST to the Comparator Interrupt Mode. Temperature exceeds ...
Page 44
Temperature 2, 3 SMI# modes： The W83627HF temperature sensor 2 and sensor 3 SMI# interrupt has two modes and it is pro- grammed at CR[4Ch] bit 6. （1）Comparator Interrupt Mode Temperature exceeding TO causes an interrupt and this interrupt ...
Page 45
OVT# interrupt mode The W83627HF OVT# signal is only related to temperature sensor 2 and 3（VTIN2 / VTIN3）. They have two modes： （1）Comparator Mode： Setting Bank1/2 CR[52h] bit will set OVT# signal to comparator mode. Temperature ...
Page 46
REGISTERS AND RAM Address Register （Port x5h） Data Port： Power on Default Value Attribute： Size： Bit7： Read Only The logical 1 indicates the device is busy because of a Serial Bus transaction or another LPC bus transaction. With checking ...
Page 47
Address Pointer Index （A6-A0） REGISTERS AND RAM Configuration Register Interrupt Status Register 1 Interrupt Status Register 2 SMI#Ý Mask Register 1 SMIÝ Mask Register 2 NMI Mask Register 1 NMI Mask Register 2 VID/Fan Divisor Register Serial Bus Address Regis- ...
Page 48
... Address Pointer Index （ A6-A0 ） , continued REGISTERS AND RAM Winbond Vendor ID Regis- ter POST RAM Value RAM Value RAM Temperature 2 Registers Temperature 3 Registers Additional Configuration Registers Data Register （Port x6h） Data Port： Power on Default Value： Attribute： Size： ...
Page 49
Configuration Register - Index 40h Register Location： Power on Default Value： Attribute： Size： 7 Bit 7： A one restores power on default value to all registers except the Serial Bus Address register. This bit clears itself since the power on ...
Page 50
Bit 7： A one indicates the fan count limit of FAN2 has been exceeded. Bit 6： A one indicates the fan count limit of FAN1 has been exceeded. Bit 5： A one indicates a High limit of VTIN2 has been ...
Page 51
SMI# Mask Register 1 - Index 43h Register Location： Power on Default Value： Attribute： Size： 7 Bit 7-0： A one disables the corresponding interrupt status bit for SMI interrupt. SMI# Mask Register 2 - Index 44h Register Location： Power on ...
Page 52
Reserved Register - Index 45h This register is reserved. Chassis Clear Register - Index 46h （Not available for A Version） Register Location： Power on Default Value： Attribute： Size： 7 Bit 7： Clear Chassis Intrusion Event. Write “1” will make Hardware ...
Page 53
Bit 5-4： FAN1 Speed Control. Bit 3-0： The VID <3：0> inputs Note: Please refer to Bank0 CR[5Dh] , Fan divisor table. Serial Bus Address Register - Index 48h Register Location： Power on Default Value： Size： Bit 7： Read ...
Page 54
Value RAM ⎯ Index 20h- 3Fh or 60h - 7Fh （ auto-increment ） , continued ADDRESS A6-A0 WITH ADDRESS A6-A0 AUTO-INCREMENT 2Ah 2Bh 2Ch 2Dh 2Eh 2Fh 30h 31h 32h 33h 34h 35h 36h 37h 38h 39h 3Ah 3Bh 3Ch ...
Page 55
Register Location： Power on Default Value： Size： 7 Bit 7-1： Read Only - Device ID<6：0> Bit 0 ： Read/Write - The VID4 inputs. Temperature 2 and Temperature 3 Serial Bus Address Register - Index 4Ah Register Location： Power on Default ...
Page 56
Pin Control Register - Index 4Bh Register Location： Power on Default Value： Attribute： Size： 7 Bit 7-6：Fan3 speed divisor. Please refer to Bank0 CR[5Dh] , Fan divisor table. Bit 5-4：Select A/D Converter Clock Input. <5：4> default. ADC ...
Page 57
IRQ/OVT# Property Select Register - Index 4Ch Register Location： Power on Default Value： Attribute： Size： 7 Bit 7： Reserved. User Defined. Bit 6： Set to 1, the SMI# output type of Temperature 2 and 3 is set to Comparator Interrupt ...
Page 58
FAN IN/OUT and BEEP Control Register- Index 4Dh Register Location： Power on Default Value： Attribute： Size： 7 Bit 7： Disable power-on abnormal the monitor voltage including V-Core A and +3.3V. If these voltage exceed the limit value, the pin （Open ...
Page 59
... Bit 7： HBACS- High byte access. Set to 1, access Register 4Fh high byte register. Set to 0, access Register 4Fh low byte register. Default 1. Bit 6-3： Reserved. This bit should be set to 0. Bit 2-0： Index ports 0x50~0x5F Bank select. Winbond Vendor ID Register - Index 4Fh （No Auto Increase） Register Location： Power on Default Value： Attribute： ...
Page 60
... Winbond Test Register - Index 50h ~ 55h （Bank 0） These registers are reserved for Winbond internal use. BEEP Control Register 1 - Index 56h （Bank 0） Register Location： Power on Default Value： Attribute： Size： 7 Bit 7： Enable BEEP Output from FAN 2 if the monitor value exceed the limit value. Write 1, enable BEEP output, which is default value. Bit 6： ...
Page 61
BEEP Control Register 2 - Index 57h （Bank 0） Register Location： 57h Power on Default Value： 80h Attribute： Read/Write Size： 8 bits 7 Bit 7： Enable Global BEEP. Write 1, enable global BEEP output. Default 1. Write 0, disable all ...
Page 62
... Chip ID Register - Index 58h （Bank 0） Register Location： Power on Default Value： Attribute： Size： Bit 7： Winbond Chip ID number. Read this register will return 21h. Reserved Register - Index 59h （Bank 0） Register Location： Power on Default Value： Attribute： Size： 7 Bit 7： ...
Page 63
PWMOUT1 Control Register - Index 5Ah （Bank 0） Register Location： Power on default value： Attribute： Size： Bit 7： PWMOUT1 duty cycle control Write FF, Duty cycle is 100%, Write 00, Duty cycle is 0%. PWMOUT2 Control Register - ...
Page 64
PWMOUT1/2 Clock Select Register - Index 5Ch （Bank 0） Register Location： Power on Default Value： Attribute： Size： 7 Bit 7： Reserved Bit 6-4： PWMOUT2 clock selection. The clock defined frequency is same as PWMOUT1 clock selec- tion. Bit 3： Reserved ...
Page 65
VBAT Monitor Control Register - Index 5Dh （Bank 0） Register Location： Power on Default Value： Attribute： Size： 7 Bit 7： Fan3 divisor Bit 2. Bit 6： Fan2 divisor Bit 2. Bit 5： Fan1 divisor Bit 2. Bit 4： Reserved. Bit ...
Page 66
Reserved Register - Index 5Eh （Bank 0） This register is reserved. Reserved Register - Index 5Fh （Bank 0） This register is reserved. VTIN2 Reading（High Byte） - Index 50h （Bank 1） Register Location： 50h Attribute： Read Only Size： 8 bits 7 ...
Page 67
VTIN2 Configuration Register - Index 52h （Bank 1） Register Location： Power on Default Value Size： 7 Bit 7-5： Read - Reserved. This bit should be set to 0. Bit 4-3： Read/Write - Number of faults to detect before setting OVT# ...
Page 68
VTIN2 Hysteresis （Low Byte） Register - Index 54h （Bank 1） Register Location： Power on Default Value Attribute： Size： 7 Bit 7： Hysteresis temperature bit 0, which is low Byte. Bit 6-0： Reserved. VTIN2 Over-temperature（High Byte）Register - Index 55h （Bank 1） ...
Page 69
VTIN2 Over-temperature（Low Byte）Register - Index 56h （Bank 1） Register Location： Power on Default Value Attribute： Size： 7 Bit 7： Over-temperature bit 0, which is low Byte. Bit 6-0： Reserved. VTIN3 Reading（High Byte）Register - Index 50h （Bank 2） Register Location： 50h ...
Page 70
VTIN3 Reading（Low Byte）Register - Index 51h （Bank 2） Register Location： 51h Attribute： Read Only Size： 8 bits 7 Bit 7： Temperature <0> of sensor2, which is low byte. Bit 6-0： Reserved. VTIN3 Configuration Register - Index 52h （Bank 2） Register ...
Page 71
VTIN3 Hysteresis（High Byte）Register - Index 53h （Bank 2） Register Location： Power on Default Value： Attribute： Size： Bit 7-0： Temperature hysteresis bit 8-1, which is High Byte. The temperature default 75 degree C. VTIN3 Hysteresis（Low Byte）Register - Index 54h ...
Page 72
VTIN3 Over-temperature（High Byte）Register - Index 55h （Bank 2） Register Location： Power on Default Value： Attribute： Size： Bit 7-0： Over-temperature bit 8-1, which is High Byte. The temperature default 80 degree C. VTIN3 Over-temperature（Low Byte）Register - Index 56h（Bank 2） ...
Page 73
Interrupt Status Register 3 - Index 50h （BANK4） Register Location： Power on Default Value： Attribute： Size： 7 Bit 7-2： Reserved. Bit 1： A one indicates a High or Low limit of VBAT has been exceeded. Bit 0： A one indicates ...
Page 74
... Reserved Register - Index 52h （Bank 4） This register is reserved for Winbond internal use. BEEP Control Register 3 - Index 53h （Bank 4） Register Location： Power on Default Value： Attribute： Size： 7 Bit 7-6： Reserved. Bit 5： User define BEEP output function. Write 1, the BEEP is always active. Write 0, this function is inactive. （ ...
Page 75
... Power on Default Value： Attribute： Size： Bit 7-0： Temperature 3 base temperature. The temperature is added by both monitor value and off- set value. Reserved Register - Index 57h ~ 58h These registers are reserved for Winbond internal use. 55h 00h Read/Write 8 bits ...
Page 76
Real Time Hardware Status Register I - Index 59h （Bank 4） Register Location： Power on Default Value： Attribute： Size： 7 Bit 7： FAN 2 Status. Set 1, the fan speed counter is over the limit value. Set 0, the fan ...
Page 77
Real Time Hardware Status Register II - Index 5Ah （Bank 4） Register Location： Power on Default Value： Attribute： Size： 7 Bit 7-6： Reserved Bit 5： Temperature sensor 3 Status. Set 1, the voltage of temperature sensor is over the limit ...
Page 78
... Bit 0： 5VSB Voltage Status. Set 1, the voltage of 5VSB is over the limit value. Set 0, the voltage of 5VSB is in the limit range. Reserved Register - Index 5Ch （Bank 4） This register is reserved for Winbond internal use. VID Output Register - Index 5Dh （Bank 4） Register Location： ...
Page 79
... ADDRESS A6-A0 AUTO-INCREMENT 50h 51h 52h 53h 54h 55h 56h 57h Winbond Test Register - Index 50h （Bank 6） This register is reserved for Winbond internal use. W83627HF/ F/ HG/ G BANK 5 （ ） DESCRIPTION 5VSB reading VBAT reading Reserved Reserved 5VSB High Limit 5VSB Low Limit. ...
Page 80
SERIAL IRQ W83627HF supports a serial IRQ scheme. This allows a signal line to be used to report the legacy ISA interrupt rerquests. Because more than one device may need to share the signal serial IRQ signal line, an ...
Page 81
IRQ/DATA FRAME 32：22 8.3 Stop Frame After all IRQ/Data Frames have completed, the host controller will terminate IRQSER by ...
Page 82
CONFIGURATION REGISTER 9.1 Plug and Play Configuration The W83627HF/F uses Compatible PNP protocol to access configuration registers for setting up dif- ferent types of configurations. In W83627HF/F, there are eleven Logical Devices（from Logical De- vice 0 to Logical Device ...
Page 83
The designer can also set bit 5 of CR26（LOCKREG）to high to protect the configura- tion registers against accidental accesses. The configuration registers can be reset to their default or hardware settings only by a cold reset （pin MR ...
Page 84
Exit the extended function mode To exit the extended function mode, one write of 0xAA to EFER is required. Once the chip exits the extended function mode the normal running mode and is ready to enter ...
Page 85
Chip（Global）Control Register CR02 （Default 0x00） BIT Reserved. 0 SWRST --> Soft Reset. CR07 Bit ： Logical Device Number CR20 Bit ： Device ID = 0x52 （read only）. CR21 Bit 7 ...
Page 86
CR23 （Default 0x00） BIT Reserved. 0 IPD （Immediate Power Down）. When set will put the whole chip into power down mode immediately. CR24 （Default 0b1s000s0s） BIT 7 EN16SA 0： 12 bit Address Qualification 1： ...
Page 87
CR26 （Default 0b0s000000） BIT 7 SEL4FDD 0： Select two FDD mode. 1： Select four FDD mode. 6 HEFRAS These two bits define how to enable Configuration mode. The corresponding power-on setting pin is NRTSA （pin 51）. HEFRAS Address and Value ...
Page 88
CR28 （Default 0x00） BIT Reserved PRTMODS2 - PRTMODS0 0xx： Parallel Port Mode 100： Reserved 101： External FDC Mode 110： Reserved 111： External two FDC Mode CR29 （GPIO3 multiplexed pin selection register. VBAT powered. Default ...
Page 89
CR2A （GPIO multiplexed pin selection register 1. VCC powered. Default 0X7C） BIT 7 Port Select（select Game Port or General Purpose I/O Port 1） 0： Game Port 1： General Purpose I/O Port 1（pin121~128 select function GP10~GP17 or KBC Port 1） 6 ...
Page 90
... IRQIN1（select IRQ resource through CRF4 Bit 7-4 of Logical Device8） 11： GP27 CR2C （Default 0x00） Reserved CR2E （Default 0x00） Test Modes： Reserved for Winbond. CR2F （Default 0x00） Test Modes： Reserved for Winbond. W83627HF/ F/ HG/ G DESCRIPTION - 86 - ...
Page 91
Logical Device 0 （FDC） CR30 （Default 0x01 if PNPCVS = 0 during POR, default 0x00 otherwise） BIT Reserved. 0 Logic device activation control 1： Active 0： Inactived CR60 （Default 0x03, 0xf0 if PNPCVS = ...
Page 92
CRF0 （Default 0x0E） FDD Mode Register BIT 7 FIPURDWN This bit controls the internal pull-up resistors of the FDC input pins RDATA, INDEX, TRAK0, DSKCHG, and WP. 0： The internal pull-up resistors of FDC are turned on.（Default） 1： The internal ...
Page 93
CRF1 （Default 0x00） BIT Boot Floppy 00： FDD A 01： FDD B 10： FDD C 11： FDD Media ID1, Media ID0. These bits will be reflected on FDC's Tape Drive Register bit 7, ...
Page 94
CRF4 （Default 0x00） FDD0 Selection： BIT 7 Reserved. 6 Precomp. Disable. 1： Disable FDC Precompensation. 0： Enable FDC Precompensation. 5 Reserved DRTS1, DRTS0： Data Rate Table select （Refer to TABLE A）. 00： Select Regular drives and 2.88 ...
Page 95
DTYPE1 DRVDEN0（pin 1） DRVDEN1（pin 2） DTYPE0 9.4 Logical Device 1 （Parallel Port） CR30 （Default 0x01 if PNPCVS = 0 during POR, default 0x00 otherwise） BIT Reserved. 0 Logic device ...
Page 96
CRF0 （Default 0x3F） BIT 7 Reserved ECP FIFO Threshold Parallel Port Mode （CR28 PRTMODS2 = 0） 100：Printer Mode （Default） 000：Standard and Bi-direction（SPP）mode 001：EPP - 1.9 and SPP mode 101：EPP - 1.7 and SPP mode ...
Page 97
Logical Device 2 （UART A） CR30 （Default 0x01 if PNPCVS = 0 during POR, default 0x00 otherwise） BIT Reserved. 0 Logic device activation control 1： Active 0： Inactived CR60 （Default 0x03, 0xF8 if PNPCVS ...
Page 98
Logical Device 3 （UART B） CR30 （Default 0x01 if PNPCVS = 0 during POR, default 0x00 otherwise） BIT Reserved. 0 Logic device activation control 1： Active 0： Inactived CR60 （Default 0x02, 0xF8 if PNPCVS ...
Page 99
CRF1 （Default 0x00） BIT 7 Reserved. 6 IRLOCSEL. IR I/O pins' location select. 0： Through SINB/SOUTB. 1： Through IRRX/IRTX. 5 IRMODE2. IR function mode selection bit 2. 4 IRMODE1. IR function mode selection bit 1. 3 IRMODE0. IR function mode ...
Page 100
Logical Device 5 （KBC） CR30 （Default 0x01 if PNPCVS = 0 during POR, default 0x00 otherwise） BIT Reserved. 0 Logic device activation control. 1： Active 0： Inactived CR60 （Default 0x00, 0x60 if PNPCVS = ...
Page 101
Logical Device 6 （CIR） CR30 （Default 0x00） BIT Reserved. 0 Logic device activation control 1： Active 0： Inactived CR60 （Default 0x00, 0x00） These two registers select CIR I/O base address [0x100：0xFF8 byte ...
Page 102
CR70 （Default 0x09 if PNPCVS = 0 during POR, default 0x00 otherwise） BIT Reserved These bits select IRQ resource for MIDI Port. CRF0 （GP10-GP17 I/O selection register. Default 0xFF） When set to a '1', ...
Page 103
CRF3 （Default 0x00） BIT These bits select IRQ resource for IRQIN1 These bits select IRQ resource for IRQIN0. CRF4 （Reserved） This register is reserved.. CRF5 （PLED mode register. Default 0x00） BIT ...
Page 104
CRF7 （Default 0x00） BIT 7 Mouse interrupt reset Enable or Disable 1： Watch Dog Timer is reset upon a Mouse interrupt 0： Watch Dog Timer is not affected by Mouse interrupt 6 Keyboard interrupt reset Enable or Disable 1： Watch ...
Page 105
CRF3 （SUSLED mode register. Default 0x00） BIT 7-6 Select Suspend LED mode.（VSB powered） 00： Suspend LED pin is drived low. 01： Suspend LED pin is tri-stated. 10： Suspend LED pin is a 1Hz toggle pulse with 50 duty cycle. 11： ...
Page 106
CRE0 （ Default 0x00 ） , continued BIT 3 ENCIRWAKEUP. Enable CIR to wake-up system via PANSW_OUT. 0： Disable CIR wake-up function. 1： Enable CIR wake-up function. 2 KB/MS Swap. Enable Keyboard/Mouse port-swap. 0： Keyboard/Mouse ports are not swapped. 1： ...
Page 107
CRE3 Keyboard/Mouse Wake-Up Status Register（Read Only） BIT 7-6 Reserved. 5 When 1 is VSB Power Loss status. 4 PWRLOSS_STS. This bit is set when power loss occurs. This bit is control by CRE4[7] 3 CIR_STS. The Panel switch event is ...
Page 108
CRE5 （Default 0x00） BIT 7 Reserved Compared Code Length. When the compared codes are storaged in the data register, these data length should be written to this register. CRE6 （Default 0x00） BIT 7 Reserved 6 Chassis Status ...
Page 109
CRF0 （Default 0x00） BIT 7 CHIPPME. Chip level auto power management enable. 0： Disable the auto power management functions 1： Enable the auto power management functions. 6 CIRPME. Consumer IR port auto power management enable. 0： Disable the auto power ...
Page 110
CRF3 （Default 0x00） BIT Reserved. Return zero when read Device's IRQ status. These bits indicate the IRQ status of the individual device respectively. The device's IRQ status bit is set by their source device ...
Page 111
CRF6 （ Default 0x00 ） , continued. BIT 4 KBCIRQEN. 0： Disable the generation of an SMI / 1： Enable the generation of an SMI / 3 PRTIRQEN. 0： Disable the generation of an SMI / 1： Enable the generation ...
Page 112
... The power management events will generate an 1 Reserved. 0 SMIPME_OE： This is the SMI and 0： Neither SMI nor PME 1： An SMI or CRFE, FF （Default 0x00） Reserved for Winbond test. 9.13 Logical Device B （Hardware Monitor） CR30 （Default 0x00） BIT Reserved. 0 Logic device activation control 1： ...
Page 113
CR70 （Default 0x00） BIT Reserved These bits select IRQ resource for Hardware Monitor. CRF0 （Default 0x00） BIT Reserved. 0 Disable initial abnormal beep （VcoreA and +3.3 V） 0： Enable power-on abnormal ...
Page 114
SPECIFICATIONS 10.1 Absolute Maximum Ratings PARAMETER Power Supply Voltage （5V） Input Voltage RTC Battery Voltage V BAT Operating Temperature Storage Temperature Note： Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability ...
Page 115
DC CHARACTERISTICS, continued. PARAMETER SYM. I/O - TTL level bi-directional pin with 24mA source-sink capability 24t Input Low Voltage Input High Voltage Output Low Voltage Output High Voltage Input High Leakage Input Low Leakage I/O – 3.3V TTL level bi-directional ...
Page 116
DC CHARACTERISTICS, continued. PARAMETER SYM. Input Low Leakage I/O – 3.3V TTL level Schmitt-trigger bi-directional pin with 24mA source-sink capability 24tsp3 Input Low Threshold Voltage Input High Threshold Voltage Hystersis Output Low Voltage Output High Voltage Input High Leakage Input ...
Page 117
DC CHARACTERISTICS, continued. PARAMETER SYM. I/OD - TTL level Schmitt-trigger bi-directional pin and open drain output with 24mA sink 24ts capability Input Low Threshold Voltage Input High Threshold Voltage Hystersis Output Low Voltage Input High Leakage Input Low Leakage I/OD ...
Page 118
DC CHARACTERISTICS, continued. PARAMETER SYM. I/OD - CMOS level Schmitt-trigger bi-directional pin with internal pull down resistor and 12 csd open drain output with 12mA sink capability Input Low Threshold Voltage Input High Threshold Voltage Hystersis Output Low Voltage Input ...
Page 119
DC CHARACTERISTICS, continued. PARAMETER SYM Output pin with 24mA source-sink capability 24 Output Low Voltage Output High Voltage O - 3.3V output pin with 12mA source-sink capability 12p3 Output Low Voltage O - 3.3V output pin with 24mA ...
Page 120
DC CHARACTERISTICS, continued. PARAMETER SYM TTL level input pin with internal pull up resistor tu Input Low Voltage Input High Voltage Input High Leakage Input Low Leakage IN - TTL level Schmitt-trigger input pin ts Input Low Threshold ...
Page 121
DC CHARACTERISTICS, continued. PARAMETER SYM CMOS level Schmitt-trigger input pin cs Input Low Threshold Volt- age Hystersis Input High Leakage Input Low Leakage IN - CMOS level Schmitt-trigger input pin with internal pull up resistor csu Input Low ...
Page 122
APPLICATION CIRCUITS 11.1 Parallel Port Extension FDD 13 WE2/SLCT 25 12 WD2/ MOB2/BUSY 23 10 DSB2/ACK 22 9 PD7 21 8 PD6 20 7 PD5 19 6 DCH2/PD4 18 RDD2/PD3 5 17 STEP2/SLIN 4 WP2/PD2 16 DIR2/INIT ...
Page 123
Four FDD Mode W83627HF/ F/ HG/ G Publication Release Date: June 09, 2006 - 119 - Revision 2.27 ...
Page 124
... AM. MEGA. 87-96 821A2B282012345BC 1st line： Winbond logo 2nd line： the type number： W83627HF-AW, W83627F-AW, W83627HG-AW, W83627G-AW （the “G” means Pb-free package） 3rd line： the source of KBC F/W -- American Megatrends Incorporated 4th line： the tracking code 821 282012345BC 821： ...
Page 125
PACKAGE DIMENSIONS （128-pin QFP） 102 103 128 See Detail F y Seating Plane Detail F - 121 ...
Page 126
... SLIN# 42 PD0 41 PD1 40 PD2 39 C4 PD3 CAP NP 0.1u Printer PD0 PD1 PD[0..7] PD[0..7] PD2 PD3 PD4 PD5 PD6 PD7 ACK# BUSY PE SLCT VCC GND VCC3V GND Winbond Electronic Corp. Title W83627HF CIRCUIT (LPC I/O + H/W) Size Document Number B W83627HF + FDC Date: Monday, August 05, 2002 Sheet 1 Rev 0 ...
Page 127
... R26 OFF, D2,D3 ON: Wake_up fuction 0 R26 ON, D2,D3 OFF:NO Wake_up fuction D1 VCC IOVSB C14 5817 10u D2 5VSB 5817 WINBOND ELECTRONICS CORP. Title W83627HF CIRCUIT (LPC I/O + H/M) Size Document Number Custom KB & PS2 MOUSE & POWER Date: Monday, August 05, 2002 Publication Release Date: June 09, 2006 - 123 - J2 ...
Page 128
... CN2X5 DB25 WINBOND ELECTRONICS CORP. Title W83627HF CIRCUIT (LPC I/O + H/W) Size Document Number Custom COM & IR & LPT PORT Date: Monday, August 05, 2002 Sheet Rev 0.4 ...
Page 129
... CAP NP CAP NP CAP NP 0.01U 0.01U 0.01U 0.01U 150P C33 C32 C34 C35 C40 Publication Release Date: June 09, 2006 - 125 - WINBOND ELECTRONICS CORP. Title W83627HF CIRCUIT (LPC I/O + H/W) Size Document Number Rev Custom GAME & MIDI 0.4 Date: Monday, August 05, 2002 Sheet Revision 2.27 ...
Page 130
... VCC R67 100 LS1 R66 10K SPEAKER Q3 BEEP 3904 Case Open Circuits R77 CASEOPEN# VBAT CASEOPEN SW L6 VCC AVCC FB L7 AGND FB Winbond Electronic Corp. Title W83627HF CIRCUIT (LPC I/O+ H/W) Size Document Number Custom Hardware Monitor Date: Monday, August 05, 2002 Sheet 5 Rev 0 ...
Page 131
... Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur. Winbond customers using or selling these products for use in such applications their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales ...