MC68030RC33

Manufacturer Part NumberMC68030RC33
DescriptionMC68030RC33ENHANCED 32-BIT MICROPROCESSOR
ManufacturerMotorola
MC68030RC33 datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
Page 131
132
Page 132
133
Page 133
134
Page 134
135
Page 135
136
Page 136
137
Page 137
138
Page 138
139
Page 139
140
Page 140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
Page 139/602

Download datasheet (4Mb)Embed
PrevNext
On-Chip Cache Memories
When a cachable read cycle provides data with both CIIN and BERR negated, the MC68030
attempts to fill the cache entry. Figure 6-5 shows the organization of a line of data in the
caches. The notation b0, b1, b2, and so forth identifies the bytes within the line. For each
entry in the line, a valid bit in the associated tag corresponds to a long-word entry to be
loaded. Since a single valid bit applies to an entire long word, a single entry mode operation
must provide a full 32 bits of data. Ports less than 32 bits wide require several read cycles
for each entry.
Figure 6-5 shows an example of a byte data operand read cycle starting at byte address $03
from an 8-bit port. Provided the data item is cachable, this operation results in four bus
cycles. The first cycle requested by the MC68030 reads a byte from address $03. The 8-bit
DSACKx response causes the MC68030 to fetch the remainder of the long word starting at
address $00. The bytes are latched in the following order: b3, b0, b1, and b2. Note that
during cache loading operations, devices must indicate the same port size consistently
throughout all cycles for that long-word entry in the cache.
Figure 6-6 shows the access of a byte data operand from a 16-bit port. This operation
requires two read cycles. The first cycle requests the byte at address $03. If the device
responds with a 16-bit DSACKx encoding, the word at address $02 (including the requested
byte) is accepted by the MC68030. The second cycle requests the word at address $00.
Since the device again responds with a 16-bit DSACKx encoding, the remaining two bytes
of the long word are latched, and the cache entry is filled.
Figure 6-5. Single Entry Mode Operation — 8-Bit Port
Figure 6-6. Single Entry Mode Operation — 16-Bit Port
With a 32-bit port, the same operation is shown in Figure 6-7. Only one read cycle is
required. All four bytes (including the requested byte) are latched during the cycle.
Figure 6-7. Single Entry Mode Operation — 32-Bit Port
If a requested access is misaligned and spans two cache entries, the bus controller attempts
to fill both associated long-word cache entries. An example of this is an operand request for
a long word on an odd-word boundary. The MC68030 first fetches the initial byte(s) of the
operand (residing in the first long word) and then requests the remaining bytes to fill that
cache entry (if the port size is less than 32 bits) before it requests the remainder of the
operand and corresponding long word to fill the second cache entry. If the port size is 32
bits, the processor performs two accesses, one for each cache entry.
6-10
(UNABLE TO LOCATE ART)
(UNABLE TO LOCATE ART)
(UNABLE TO LOCATE ART)
MC68030 USER’S MANUAL
MOTOROLA