MC68030RC33

Manufacturer Part NumberMC68030RC33
DescriptionMC68030RC33ENHANCED 32-BIT MICROPROCESSOR
ManufacturerMotorola
MC68030RC33 datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
Page 381
382
Page 382
383
Page 383
384
Page 384
385
Page 385
386
Page 386
387
Page 387
388
Page 388
389
Page 389
390
Page 390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
Page 388/602:

COPROCESSOR INTERFACE REGISTER SET

Download datasheet (4Mb)Embed
PrevNext
Coprocessor Interface Description
10.2.3.4.2 Protocol. Figure 10-18 shows the protocol for the coprocessor context restore
instruction. When the main processor executes a cpRESTORE instruction, it first reads the
coprocessor format word from the effective address in the instruction. This format word
contains a format code and a length field. During cpRESTORE operation, the main
processor retains a copy of the length field to determine the number of bytes to be
transferred to the coprocessor during the cpRESTORE operation and writes the format word
to the restore CIR to initiate the coprocessor context restore.
(UNABLE TO LOCATE ART)
Figure 10-18. Coprocessor Context Restore Instruction Protocol
When the coprocessor receives the format word in the restore CIR, it must terminate any
current operations and evaluate the format word. If the format word represents a valid
coprocessor context as determined by the coprocessor design, the coprocessor returns the
format word to the main processor through the restore CIR and prepares to receive the
number of bytes specified in the format word through its operand CIR.
After writing the format word to the restore CIR the main processor continues the
cpRESTORE dialog by reading that same register. If the coprocessor returns a valid format
word, the main processor transfers the number of bytes specified by the format word at the
effective address to the operand CIR.
If the format word written to the restore CIR does not represent a valid coprocessor state
frame, the coprocessor places an invalid format word in the restore CIR and terminates any
current operations. The main processor receives the invalid format code, writes an abort
mask (refer to 10.2.3.2.3 Invalid Format Word) to the control CIR, and initiates format error
exception processing (refer to 10.5.1.5 Format Errors).
The cpRESTORE instruction is a privileged instruction. When the main processor accesses
a cpRESTORE instruction, it checks the supervisor bit in the status register. If the MC68030
attempts to execute a cpRESTORE instruction while at the user privilege level (status
register bit [13]=0), it initiates privilege violation exception processing without accessing any
of the coprocessor interface registers (refer to 10.5.2.3 Privilege Violations).
10.3 COPROCESSOR INTERFACE REGISTER SET
The instructions of the M68000 coprocessor interface use registers of the CIR set to
communicate with the coprocessor. These CIRs are not directly related to the coprocessor's
programming model.
Figure 10-4 is a memory map of the CIR set. The registers denoted by asterisks (*) must be
included in a coprocessor interface that implements coprocessor instructions in all four
categories. The complete register model must be implemented if the system uses all of the
coprocessor response primitives defined for the M68000 coprocessor interface.
The following paragraphs contain detailed descriptions of the registers.
10-28
MC68030 USER’S MANUAL
MOTOROLA