MC68030RC33

Manufacturer Part NumberMC68030RC33
DescriptionMC68030RC33ENHANCED 32-BIT MICROPROCESSOR
ManufacturerMotorola
MC68030RC33 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
Page 411
412
Page 412
413
Page 413
414
Page 414
415
Page 415
416
Page 416
417
Page 417
418
Page 418
419
Page 419
420
Page 420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
Page 417/602

Download datasheet (4Mb)Embed
PrevNext
Coprocessor Interface Description
(UNABLE TO LOCATE ART)
Figure 10-41. MC68030 Pre-Instruction Stack Frame
The value of the program counter saved in this stack frame is the F-line operation word
address of the coprocessor instruction during which the primitive was received. Thus, if the
exception handler routine does not modify the stack frame, an RTE instruction causes the
MC68030 to return and reinitiate execution of the coprocessor instruction.
The take pre-instruction exception primitive can be used when the coprocessor does not
recognize a value written to either its command CIR or condition CIR to initiate a
coprocessor instruction. This primitive can also be used if an exception occurs in the
coprocessor instruction before any program-visible resources are modified by the instruction
operation. This primitive should not be used during a coprocessor instruction if program-
visible resources have been modified by that instruction. Otherwise, since the MC68030
reinitiates the instruction when it returns from exception processing, the restarted instruction
receives the previously modified resources in an inconsistent state.
One of the most important uses of the take pre-instruction exception primitive is to signal an
exception condition in a cpGEN instruction that was executing concurrently with the main
processor's instruction execution. If the coprocessor no longer requires the services of the
main processor to complete a cpGEN instruction and the concurrent instruction completion
is transparent to the programmer's model, the coprocessor can release the main processor
by issuing a primitive with CA=0. The main processor usually executes the next instruction
in the instruction stream, and the coprocessor completes its operations concurrently with the
main processor operation. If an exception occurs while the coprocessor is executing an
instruction concurrently, the exception is not processed until the main processor attempts to
initiate the next general or conditional instruction. After the main processor writes to the
command or condition CIR to initiate a general or conditional instruction, it then reads the
response CIR. At this time, the coprocessor can return the take pre-instruction exception
primitive. This protocol allows the main processor to proceed with exception processing
related to the previous concurrently executing coprocessor instruction and then return and
reinitiate the coprocessor instruction during which the exception was signaled. The
coprocessor should record the addresses of all general category instructions that can be
executed concurrently with the main processor and that support exception recovery. Since
the exception is not reported until the next coprocessor instruction is initiated, the processor
usually requires the instruction address to determine which instruction the coprocessor was
executing when the exception occurred. A coprocessor can record the instruction address
by setting PC=1 in one of the primitives it uses before releasing the main processor.
10.4.19 Take Mid-Instruction Exception Primitive
The take mid-instruction exception primitive initiates exception processing using a
coprocessor-supplied exception vector number and the mid-instruction exception stack
frame format. This primitive applies to general and conditional category instructions. Figure
10-42 shows the format of the take mid-instruction exception primitive.
MOTOROLA
MC68030 USER’S MANUAL
10-57