MC68030RC33 Motorola, MC68030RC33 Datasheet - Page 533

no-image

MC68030RC33

Manufacturer Part Number
MC68030RC33
Description
MC68030RC33ENHANCED 32-BIT MICROPROCESSOR
Manufacturer
Motorola
Datasheet
string(70) "Class: /home/ecomp/master.elcodis.git/htdocs/inc/../Doc.php not found!" string(70) "Class: /home/ecomp/master.elcodis.git/htdocs/inc/../Doc.php not found!" string(70) "Class: /home/ecomp/master.elcodis.git/htdocs/inc/../Doc.php not found!"
Figure 12-21 illustrates the assertion of the STATUS signal for other exception conditions,
which include MMU address translation cache miss, reset, bus error, address error,
spurious interrupt, autovectored interrupt, and F-line instruction when no coprocessor
responds. Exception processing causes STATUS to assert for three clock cycles to indicate
that normal instruction processing has stopped.
determined in this case since these exceptions are processed immediately, not just at
instruction boundaries.
Figure 12-22 shows the assertion of STATUS, indicating that the processor has halted due
to a double bus fault. Once a bus error has occurred, any additional bus error exception
occurring before the execution of the first instruction of the bus error handler routine
constitutes a double bus fault. The processor also halts if it receives a bus error or address
error during the vector table read operations or the prefetch for the first instruction after an
external reset. STATUS remains asserted until the processor is reset.
MOTOROLA
Figure 12-20. Trace or Interrupt Exception
Figure 12-21. Other Exceptions
(UNABLE TO LOCATE ART)
(UNABLE TO LOCATE ART)
MC68030 USER’S MANUAL
Instruction boundaries cannot be
Applications Information
12-37

Related parts for MC68030RC33