SAB-C167CR-16RM Infineon Technologies AG, SAB-C167CR-16RM Datasheet

no-image

SAB-C167CR-16RM

Manufacturer Part Number
SAB-C167CR-16RM
Description
16-bit microcontroller with 2x2 KByte RAM
Manufacturer
Infineon Technologies AG
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SAB-C167CR-16RM
Manufacturer:
INFINEON
Quantity:
62
Part Number:
SAB-C167CR-16RM
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
SAB-C167CR-16RM
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
SAB-C167CR-16RM HA+
Manufacturer:
Infineon Technologies
Quantity:
10 000
Microcomputer Components
16-Bit CMOS Single-Chip Microcontrollers
C167CR-16RM
Data Sheet 12.96 (Advance Information)

Related parts for SAB-C167CR-16RM

SAB-C167CR-16RM Summary of contents

Page 1

Microcomputer Components 16-Bit CMOS Single-Chip Microcontrollers C167CR-16RM Data Sheet 12.96 (Advance Information) ...

Page 2

C167CR-16RM Revision History: Previous Releases: Page Subjects (compared to Data Sheet C167CR, 06.95) 21 Incremental Interface Mode added capture trigger for CAPREL added. Controller Area Network (CAN): License of Robert Bosch GmbH Edition 12.96 Published by Siemens AG, ...

Page 3

... Emulators, Evaluation Boards, HLL-Debuggers, Simulators, Logic Analyzer Disassemblers, Programming Boards On-Chip Bootstrap Loader 144-Pin MQFP Package (EIAJ) This document describes the SAB-C167CR-16RM and the SAK-C167CR-16RM. For simplicity all versions are referred to by the term C167CR-16RM throughout this document. 16 bit Division ( bit) 1 C167CR-16RM 12 ...

Page 4

... CMOS microcontrollers. It combines high CPU performance ( million instructions per second) with high peripheral functionality and enhanced IO-capabilities. It also provides on-chip ROM, on-chip high-speed RAM and clock generation via PLL. Figure 1 Logic Symbol Ordering Information Type Ordering Code SAB-C167CR-16RM Q67121-D... SAF-C167CR-16RM Q67121-D... SAK-C167CR-16RM Q67121-D... Semiconductor Group C167CR- ...

Page 5

Note: The ordering codes (Q67121-D...) for the Mask-ROM versions are defined for each product after verifiction of the respective ROM code. Pin Configuration (top view) Figure 2 20Dec96@09:25h Intermediate Version C167CR-16RM 3 C167CR-16RM A22/CAN_TxD /CAN_RxD Semiconductor Group ...

Page 6

C167CR-16RM 20Dec96@09:25h Intermediate Version Pin Definitions and Functions Symbol Pin Input (I) Number Output (O) P6.0 – I/O P6 ... ... P8.0 – I/O P8.7 ...

Page 7

Pin Definitions and Functions (cont’d) Symbol Pin Input (I) Number Output (O) P5.0 – 27 – P5.15 39 – P2.0 – 47 – 54 ...

Page 8

C167CR-16RM 20Dec96@09:25h Intermediate Version Pin Definitions and Functions (cont’d) Symbol Pin Input (I) Number Output (O) P3.0 – 65 – 70, I/O P3.13, 73 – 80, I/O P3. ...

Page 9

Pin Definitions and Functions (cont’d) Symbol Pin Input (I) Number Output (O) WR WRL READY 97 I ALE PORT0: I/O P0L.0 – 100 – P0L.7, 107 P0H.0 - 108, P0H.7 111-117 20Dec96@09:25h Intermediate ...

Page 10

C167CR-16RM 20Dec96@09:25h Intermediate Version Pin Definitions and Functions (cont’d) Symbol Pin Input (I) Number Output (O) PORT1: I/O P1L.0 – 118 – P1L.7, 125 P1H.0 - 128 – P1H.7 135 132 I 133 I 134 I 135 I XTAL1 138 ...

Page 11

Pin Definitions and Functions (cont’d) Symbol Pin Input (I) Number Output (O) V 17, 46 56, 72, 82, 93, 109, 126, 136, 144 V 18, 45 55, 71, 83, 94, 110, 127, 139, 143 20Dec96@09:25h Intermediate ...

Page 12

C167CR-16RM 20Dec96@09:25h Intermediate Version Functional Description The architecture of the C167CR-16RM combines advantages of both RISC and CISC processors and of advanced peripheral subsystems in a very well-balanced way. The following block diagram gives an overview of the different on-chip ...

Page 13

... KBytes of on-chip Extension RAM (XRAM) are provided to store user data, user stacks or code. The XRAM is accessed like external memory and therefore cannot be used for the system stack or for register banks and is not bitadressable. The XRAM allows 16-bit accesses with maximum speed. In order to meet the needs of designs where more memory is required than is provided on chip MBytes of external RAM and/or ROM can be connected to the microcontroller ...

Page 14

C167CR-16RM 20Dec96@09:25h Intermediate Version External Bus Controller All of the external memory accesses are performed by a particular on-chip External Bus Controller (EBC). It can be programmed either to Single Chip Mode when no external memory is required ...

Page 15

Central Processing Unit (CPU) The main core of the CPU consists of a 4-stage instruction pipeline, a 16-bit arithmetic and logic unit (ALU) and dedicated SFRs. Additional hardware has been spent for a separate multiply and divide unit, a bit-mask ...

Page 16

C167CR-16RM 20Dec96@09:25h Intermediate Version The CPU disposes of an actual register context consisting wordwide GPRs which are physically allocated within the on-chip RAM area. A Context Pointer (CP) register determines the base address of the active ...

Page 17

Interrupt System With an interrupt response time within a range from just 250 ns to 600 ns (in case of internal program execution), the C167CR-16RM is capable of reacting very fast to the occurence of non- deterministic events. The architecture ...

Page 18

C167CR-16RM 20Dec96@09:25h Intermediate Version Source of Interrupt or Request PEC Service Request Flag CAPCOM Register 0 CC0IR CAPCOM Register 1 CC1IR CAPCOM Register 2 CC2IR CAPCOM Register 3 CC3IR CAPCOM Register 4 CC4IR CAPCOM Register 5 CC5IR CAPCOM Register 6 ...

Page 19

Source of Interrupt or Request PEC Service Request Flag CAPCOM Timer 1 T1IR CAPCOM Timer 7 T7IR CAPCOM Timer 8 T8IR GPT1 Timer 2 T2IR GPT1 Timer 3 T3IR GPT1 Timer 4 T4IR GPT2 Timer 5 T5IR GPT2 Timer 6 ...

Page 20

C167CR-16RM 20Dec96@09:25h Intermediate Version The C167CR-16RM also provides an excellent mechanism to identify and to process exceptions or error conditions that arise during run-time, so-called ‘Hardware Traps’. Hardware traps cause immediate non-maskable system reaction which is similar to a standard ...

Page 21

Capture/Compare (CAPCOM) Units The CAPCOM units support generation and control of timing sequences channels with a maximum resolution of 400 ns (at 20-MHz system clock). The CAPCOM units are typically used to handle high speed I/O ...

Page 22

C167CR-16RM 20Dec96@09:25h Intermediate Version *) *) 12 outputs on CAPCOM2 Figure 5 CAPCOM Unit Block Diagram Semiconductor Group 20 ...

Page 23

PWM Module The Pulse Width Modulation Module can generate up to four PWM output signals using edge- aligned or center-aligned PWM. In addition the PWM module can generate PWM burst signals and single shot outputs. The frequency range of the ...

Page 24

C167CR-16RM 20Dec96@09:25h Intermediate Version (CAPREL). Both timers can be clocked with an input clock which is derived from the CPU clock via a programmable prescaler or with external signals. The count direction (up/down) for each timer is programmable by software ...

Page 25

... The Watchdog Timer represents one of the fail-safe mechanisms which have been implemented to prevent the controller from malfunctioning for longer periods of time. The Watchdog Timer is always enabled after a reset of the chip, and can only be disabled in the time interval until the EINIT (end of initialization) instruction has been executed. Thus, the chip’s start-up procedure is always monitored ...

Page 26

C167CR-16RM 20Dec96@09:25h Intermediate Version A/D Converter For analog signal measurement, a 10-bit A/D converter with 16 multiplexed input channels and a sample and hold circuit has been integrated on-chip. It uses the method of successive approximation. The sample time (for ...

Page 27

Serial Channels Serial communication with other microcontrollers, processors, terminals or external peripheral components is provided by two serial interfaces with different functionality, an Asynchronous/ Synchronous Serial Channel (ASC0) and a High-Speed Synchronous Serial Channel (SSC). The ASC0 is upward compatible ...

Page 28

... The C167CR-16RM provides up to 111 I/O lines which are organized into eight input/output ports and one input port. All port lines are bit-addressable, and all input/output lines are individually (bit- wise) programmable as inputs or outputs via direction registers. The I/O ports are true bidirectional ports which are switched to high impedance state when configured as inputs ...

Page 29

... Move (negated) direct bit to direct bit AND/OR/XOR direct bit with direct bit Compare direct bit to direct bit Bitwise modify masked high/low byte of bit-addressable direct word memory with immediate data Compare word (byte) operands Compare word data to GPR and decrement GPR by 1/2 ...

Page 30

... Software Reset Enter Idle Mode Enter Power Down Mode (supposes NMI-pin being low) Service Watchdog Timer Disable Watchdog Timer Signify End-of-Initialization on RSTOUT-pin Begin ATOMIC sequence Begin EXTended Register sequence Begin EXTended Page (and Register) sequence Begin EXTended Segment (and Register) sequence ...

Page 31

... The following table lists all SFRs which are implemented in the C167CR-16RM in alphabetical order. Bit-addressable SFRs are marked with the letter “b” in column “Name”. SFRs within the Extended SFR-Space (ESFRs) are marked with the letter “E” in column “Physical Address”. ...

Page 32

C167CR-16RM 20Dec96@09:25h Intermediate Version Special Function Registers Overview (cont’d) Name Physical 8-Bit Address Address CC3 FE86 43 H CC3IC b FF7E BF H CC4 FE88 44 H CC4IC b FF80 C0 H CC5 FE8A 45 H CC5IC b FF82 C1 ...

Page 33

Special Function Registers Overview (cont’d) Name Physical 8-Bit Address Address CC17IC b F162 CC18 FE64 32 H CC18IC b F164 CC19 FE66 33 H CC19IC b F166 CC20 FE68 34 H ...

Page 34

C167CR-16RM 20Dec96@09:25h Intermediate Version Special Function Registers Overview (cont’d) Name Physical 8-Bit Address Address CCM0 b FF52 A9 H CCM1 b FF54 AA H CCM2 b FF56 AB H CCM3 b FF58 AC H CCM4 b FF22 91 H CCM5 ...

Page 35

Special Function Registers Overview (cont’d) Name Physical 8-Bit Address Address ODP2 b F1C2 ODP3 b F1C6 ODP6 b F1CE ODP7 b F1D2 ODP8 b F1D6 ...

Page 36

C167CR-16RM 20Dec96@09:25h Intermediate Version Special Function Registers Overview (cont’d) Name Physical 8-Bit Address Address PP3 F03E PSW b FF10 88 H PT0 F030 PT1 F032 PT2 F034 PT3 ...

Page 37

Special Function Registers Overview (cont’d) Name Physical 8-Bit Address Address SSCEIC b FF76 BB H SSCRB F0B2 SSCRIC b FF74 BA H SSCTB F0B0 SSCTIC b FF72 B9 H STKOV FE14 0A H STKUN ...

Page 38

C167CR-16RM 20Dec96@09:25h Intermediate Version Special Function Registers Overview (cont’d) Name Physical 8-Bit Address Address T6IC b FF68 F050 T78CON b FF20 90 H T7IC b F17A T7REL F054 ...

Page 39

... Absolute Maximum Ratings Ambient temperature under bias ( SAB-C167CR-16RM ........................................................................................................0 to +70 °C SAF-C167CR-16RM .................................................................................................... –40 to +85 °C SAK-C167CR-16RM .................................................................................................. –40 to +125 °C T Storage temperature ( )......................................................................................... – +150 ° Voltage on pins with respect to ground ( CC Voltage on any pin with respect to ground ( Input current on any pin during overload condition .................................................... –10 to +10 mA Absolute sum of all input currents during overload condition ...

Page 40

... C167CR-16RM 20Dec96@09:25h Intermediate Version DC Characteristics +70 °C for SAB-C167CR-16RM -40 to +85 °C for SAF-C167CR-16RM -40 to +125 °C for SAK-C167CR-16RM A Parameter Input low voltage (TTL) Input low voltage (Special Threshold) Input high voltage, all except ...

Page 41

Parameter 4) Port 6 active current PORT0 configuration current XTAL1 input current 5) Pin capacitance (digital inputs/outputs) Power supply current Idle mode supply current Power-down mode supply current Notes 1) This specification is not valid for outputs which are switched ...

Page 42

C167CR-16RM 20Dec96@09:25h Intermediate Version 150 AAAA AA AAAA AAAA AAAA AAAA AAAA AAAA AA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA ...

Page 43

... A/D Converter Characteristics +70 °C for SAB-C167CR-16RM -40 to +85 °C for SAF-C167CR-16RM -40 to +125 °C for SAK-C167CR-16RM 4 AREF CC Parameter Analog input voltage range Sample time Conversion time Total unadjusted error Internal resistance of reference ...

Page 44

C167CR-16RM 20Dec96@09:25h Intermediate Version Notes 1) may exceed AIN AGND AREF cases will be X000 or X3FF During the sample time the input capacitance C internal resistance of the analog source must allow ...

Page 45

Testing Waveforms AC inputs during testing are driven at 2.4 V for a logic ‘1’ and 0.45 V for a logic ‘0’. Timing measurements are made at Figure 9 Input Output Waveforms For timing purposes a port pin is no ...

Page 46

... This influence must be regarded when calculating the timings for the C167CR-16RM. Direct Drive When pin P0.15 (P0H.7) is low (‘0’) during reset the on-chip phase locked loop is disabled and the CPU clock is directly driven from the internal oscillator with the input clock signal. ...

Page 47

Phase Locked Loop When pin P0.15 (P0H.7) is high (‘1’) during reset the on-chip phase locked loop is enabled and provides the CPU clock. The PLL multiplies the input frequency by 4 (ie. f fourth transition of f the PLL ...

Page 48

... C167CR-16RM 20Dec96@09:25h Intermediate Version AC Characteristics External Clock Drive XTAL1 +70 °C for SAB-C167CR-16RM -40 to +85 °C for SAF-C167CR-16RM -40 to +125 °C for SAK-C167CR-16RM A Parameter Oscillator period High time Low time Rise time Fall time ...

Page 49

... Memory Cycle Time Waitstates Memory Tristate Time AC Characteristics Multiplexed Bus +70 °C for SAB-C167CR-16RM -40 to +85 °C for SAF-C167CR-16RM -40 to +125 °C for SAK-C167CR-16RM A C (for PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT) = 100 ...

Page 50

C167CR-16RM 20Dec96@09:25h Intermediate Version Parameter RD to valid data in (with RW-delay valid data in (no RW-delay) ALE low to valid data in Address to valid data in Data hold after RD rising edge Data float after RD ...

Page 51

Parameter RdCS to Valid Data In (no RW delay) RdCS, WrCS Low Time (with RW delay) RdCS, WrCS Low Time (no RW delay) Data valid to WrCS Data hold after RdCS Data float after RdCS Address hold after RdCS, WrCS ...

Page 52

C167CR-16RM 20Dec96@09:25h Intermediate Version ALE CSx A23-A16 (A15-A8 BHE ...

Page 53

ALE CSx A23-A16 (A15-A8 BHE ...

Page 54

C167CR-16RM 20Dec96@09:25h Intermediate Version ALE CSx A23-A16 (A15-A8 BHE ...

Page 55

ALE CSx A23-A16 (A15-A8 BHE ...

Page 56

... C167CR-16RM 20Dec96@09:25h Intermediate Version AC Characteristics Demultiplexed Bus +70 °C for SAB-C167CR-16RM -40 to +85 °C for SAF-C167CR-16RM -40 to +125 °C for SAK-C167CR-16RM A C (for PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT) = 100 (for Port 6, CS) = 100 pF ...

Page 57

Parameter ALE rising edge after RD, WR Address hold after RD, WR ALE falling edge low to Valid Data In CS hold after RD, WR ALE falling edge to RdCS, WrCS (with RW-delay) ALE falling edge to ...

Page 58

C167CR-16RM 20Dec96@09:25h Intermediate Version ALE CSx A23-A16 A15- BHE ...

Page 59

ALE CSx A23-A16 A15- BHE ...

Page 60

C167CR-16RM 20Dec96@09:25h Intermediate Version ALE CSx A23-A16 A15- BHE ...

Page 61

ALE CSx A23-A16 A15- BHE ...

Page 62

... C167CR-16RM 20Dec96@09:25h Intermediate Version AC Characteristics CLKOUT and READY +70 °C for SAB-C167CR-16RM -40 to +85 °C for SAF-C167CR-16RM -40 to +125 °C for SAK-C167CR-16RM A C (for PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT) = 100 (for Port 6, CS) = 100 pF ...

Page 63

Running cycle CLKOUT ...

Page 64

... C167CR-16RM 20Dec96@09:25h Intermediate Version AC Characteristics External Bus Arbitration +70 °C for SAB-C167CR-16RM -40 to +85 °C for SAF-C167CR-16RM -40 to +125 °C for SAK-C167CR-16RM A C (for PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT) = 100 (for Port 6, CS) = 100 pF ...

Page 65

CLKOUT HOLD ...

Page 66

C167CR-16RM 20Dec96@09:25h Intermediate Version CLKOUT HOLD ...

Page 67

Package Outline Plastic Package, P-MQFP-144-1 (SMD) (Plastic Metric Quad Flat Package) Figure 19 Sorts of Packing Package outlines for tubes, trays, etc. are contained in our Data Book “Package Information” SMD = Surface Mounted Device 20Dec96@09:25h Intermediate Version 65 C167CR-16RM ...

Related keywords