UPD78F0034AYGK-9ET NEC, UPD78F0034AYGK-9ET Datasheet
UPD78F0034AYGK-9ET
Available stocks
Related parts for UPD78F0034AYGK-9ET
UPD78F0034AYGK-9ET Summary of contents
Page 1
... PD78F0034AYGK-9ET The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information. Document No. U14040EJ4V0DS00 (4th edition) ...
Page 2
SERIES LINEUP The products in the 78K/0 Series are listed below. The names enclosed in boxes are subseries names. Products in mass production Control µ PD78075B 100-pin µ PD78078 100-pin µ PD78070A 100-pin 100-pin µ PD780058 80-pin µ PD78058F ...
Page 3
The major functional differences among the subseries are listed below. • Non-Y subseries Function ROM Timer Capacity Subseries Name 8-Bit 16-Bit Watch WDT A/D (Bytes) µ PD78075B ...
Page 4
Y subseries ROM Function Capacity Subseries Name 8-Bit 16-Bit Watch WDT A/D (Bytes) µ PD78078Y Control µ PD78070AY – µ PD780018AY ...
Page 5
OVERVIEW OF FUNCTIONS Part Number Item Internal Flash memory 32 KB memory High-speed RAM 1,024 bytes Memory space bits × 32 registers (8 bits × 8 registers × 4 banks) General-purpose registers Minimum instruction execution time On-chip ...
Page 6
... BLOCK DIAGRAM .......................................................................................................................... 10 3. PIN FUNCTIONS ............................................................................................................................. 11 3.1 Port Pins ................................................................................................................................................. 3.2 Non-Port Pins ......................................................................................................................................... 3.3 Pin I/O Circuits and Recommended Connection of Unused Pins .................................................. 4. DIFFERENCES BETWEEN µ PD78F0034A, 78F0034AY, AND MASK ROM VERSIONS .......... 17 5. MEMORY SIZE SWITCHING REGISTER (IMS) ............................................................................ 19 6. FLASH MEMORY PROGRAMMING .............................................................................................. 20 6.1 Selection of Communication Mode ..................................................................................................... 6.2 Flash Memory Programming Functions ............................................................................................. ...
Page 7
... V DD1 SDA0 and SCL0 are incorporated only in the µ PD78F0034AY Subseries. Notes 1. SI31, SO31, and SCK31 are incorporated only in the µ PD78F0034A Subseries. 2. Cautions 1. Connect the V pin directly Connect the AV pin Remark When the µ PD78F0034A and 78F0034AY are used in application fields that require reduction of the ...
Page 8
... SDA0 and SCL0 are incorporated only in the µ PD78F0034AY Subseries. Notes 1. SI31, SO31, and SCK31 are incorporated only in the µ PD78F0034A Subseries. 2. Cautions 1. Connect the V pin directly Connect the AV pin Remark When the µ ...
Page 9
A8 to A15: Address bus AD0 to AD7: Address/data bus ADTRG: AD trigger input ANI0 to ANI7: Analog input ASCK0: Asynchronous serial clock ASTB: Address strobe AV : Analog power supply Analog reference voltage REF AV : ...
Page 10
BLOCK DIAGRAM TI00/TO0/P70 16-bit timer/ event counter TI01/P71 8-bit timer/ TI50/TO50/P72 event counter 50 8-bit timer/ TI51/TO51/P73 event counter 51 Watchdog timer Watch timer SI30/P20 Serial SO30/P21 interface 30 SCK30/P22 SI31/P34 Serial SO31/P35 Note 1 interface 31 SCK31/P36 RxD0/P23 ...
Page 11
PIN FUNCTIONS 3.1 Port Pins (1/2) Pin Name I/O P00 I/O Port 0 4-bit I/O port. P01 Input/output can be specified in 1-bit units. P02 An on-chip pull-up resistor can be specified by software. P03 P10 to P17 Input ...
Page 12
Port Pins (2/2) Pin Name I/O P70 I/O Port 7 6-bit I/O port. P71 Input/output can be specified in 1-bit units. P72 An on-chip pull-up resistor can be specified by software. P73 P74 P75 3.2 Non-Port Pins (1/2) Pin ...
Page 13
... Ground potential of ports. SS0 V – Positive power supply (except ports). DD1 V – Ground potential (except ports). SS1 V – Applying high-voltage for program write/verify. Connect directly normal operation mode. SS1 µ PD78F0034A, 78F0034AY Function DD0 DD1 ...
Page 14
... Pin I/O Circuits and Recommended Connection of Unused Pins The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 3-1. For the input/output configuration of each type, refer to Figure 3-1 . Table 3-1. Types of Pin I/O Circuits (1/2) Pin Name I/O Circuit Type P00/INTP0 8-C P01/INTP1 P02/INTP2 P03/INTP3/ADTRG ...
Page 15
... I/O Circuit Type RESET 2 XT1 16 XT2 AV – REF µ PD78F0034A, 78F0034AY I/O Recommended Connection of Unused Pins Input Directly connect to V DD0 – Leave open. Directly connect to V DD0 Directly connect to V SS0 Directly connect to V SS0 Data Sheet U14040EJ4V0DS – ...
Page 16
TYPE 2 IN Schmitt-triggered input with hysteresis characteristics TYPE 5-H Pullup enable V DD0 Data P-ch Output N-ch disable V SS0 Input enable TYPE 8-C Pullup enable V DD0 Data P-ch Output N-ch disable V SS0 TYPE 13-P Data N-ch ...
Page 17
DIFFERENCES BETWEEN µ PD78F0034A, 78F0034AY, AND MASK ROM VERSIONS The µ PD78F0034A and 78F0034AY are products provided with a flash memory which enables writing, erasing, and rewriting of programs with device mounted on the target system. The functions of ...
Page 18
Table 4-2. Differences Between µ PD78F0034AY and Mask ROM Versions Item Internal ROM structure Flash memory Internal ROM capacity 32 KB Internal high-speed RAM capacity 1,024 bytes Minimum instruction execution time Minimum instruction execution time variable function incorporated When main ...
Page 19
MEMORY SIZE SWITCHING REGISTER (IMS) IMS is a register that is set by software and is used to specify a part of the internal memory that is not to be used. By setting memory size switching register (IMS), the ...
Page 20
... Writing is performed with the dedicated flash programmer (Flashpro III (part No.: FL-PR3 and PG- FP3)) connected to the host machine and the target system. Writing to flash memory can also be performed using flash memory writing adapter connected to Flashpro III. Remark FL-PR3 is a product of Naito Densei Machida Mfg. Co., Ltd. ...
Page 21
Table 6-2. List of Communication Mode ( µ PD78F0034AY) Communication Mode 3-wire serial I bus 1 UART 1 Pseudo 3-wire serial I/O 1 Caution Be sure to select a communication mode using the number of V ...
Page 22
... Silicon signature read Outputs the device name and memory capacity, and device block information. 6.3 Connection of Flashpro III The connection of Flashpro III and the µ PD78F0034A or 78F0034AY differs according to the communication mode (3-wire serial I/O, UART, pseudo 3-wire serial I/O, and I shown in Figures 6-2 to 6-5, respectively. ...
Page 23
... Figure 6-3. Connection of Flashpro III for UART Mode Flashpro III VPP VDD RESET SO SI GND Figure 6-4. Connection of Flashpro III for Pseudo 3-Wire Serial I/O Mode Flashpro III VPP VDD RESET SCK SO SI GND Figure 6-5. Connection of Flashpro III for I Flashpro III VPP VDD RESET ...
Page 24
ELECTRICAL SPECIFICATIONS ° Absolute Maximum Ratings ( Parameter Symbol Supply voltage REF AV SS Input voltage V P00 to P03, P10 to P17, P20 to P25, P34 to P36, ...
Page 25
Capacitance ( Parameter Symbol Input MHz IN capacitance Unmeasured pins returned I MHz IO capacitance Unmeasured ...
Page 26
Subsystem Clock Oscillator Characteristics (T Resonator Recommended Circuit Crystal XT2 XT1V Oscillation PP resonator frequency ( Oscillation stabilization time External X1 input XT2 XT1 clock frequency (f X1 input high-/low-level µ PD74HCU04 width (t Notes 1. Indicates ...
Page 27
Recommended Oscillator Constant Main System Clock: Ceramic Resonator (T Manufacturer Part Number Murata Mg. Co., Ltd. CSBFB1M00J58 CSBLA1M00J58 CSTCC2M00G56 CSTLS2M00G56 CSTCC3M58G53 CSTLS3M58G53 CSTCR4M00G53 CSTLS4M00G53 CSTCR4M19G53 CSTLS4M19G53 CSTCR4M91G53 CSTLS4M91G53 CSTCR5M00G53 CSTLS5M00G53 CSTCE8M00G52 CSTLS8M00G53 CSTLS8M00G53093 CSTCE8M38G52 CSTLS8M38G53 CSTLS8M38G53093 CSTCE10M0G52 CSTLS10M0G53 CSTLS10M0G53093 CSTCE12M0G52 ...
Page 28
DC Characteristics (T = – Parameter Symbol Output current, I Per pin OH high All pins Output current, I Per pin for P00 to P03, P20 to P25, P34 to P36, OL low P40 ...
Page 29
DC Characteristics (T = – Parameter Symbol Input leakage LIH1 IN DD current, high I LIH2 5.5 V LIH3 IN Input leakage ...
Page 30
DC Characteristics (T = – Parameter Symbol Supply I 8.38 MHz crystal DD1 Note 1 current oscillation operating mode 5.00 MHz crystal oscillation operation mode I 8.38 MHz crystal DD2 oscillation HALT mode 5.00 ...
Page 31
AC Characteristics (1) Basic operation (T = –40 to +85 A Parameter Symbol Cycle time T Operating on main CY (Min. instruction system clock execution time) Operating on subsystem clock 4.0 V ≤ V TI00, TI01 input ...
Page 32
T vs. V (main system clock Operation guaranteed range 5.5 1.0 2.0 3.0 4.0 5.0 6.0 1.8 2.7 Supply voltage V [V] DD Data Sheet U14040EJ4V0DS ...
Page 33
Read/write operation (T = –40 to +85 A Parameter Symbol ASTB high-level width t ASTH Address setup time t ADS Address hold time t ADH Input time from address to data t ADD1 t ADD2 Output time from RD↓ ...
Page 34
Read/write operation (T = –40 to +85 A Parameter Symbol ASTB high-level width t ASTH Address setup time t ADS Address hold time t ADH Input time from address to data t ADD1 t ADD2 Output time from RD↓ ...
Page 35
Read/write operation (T = –40 to +85 A Parameter Symbol ASTB high-level width t ASTH Address setup time t ADS Address hold time t ADH Input time from address to data t ADD1 t ADD2 Output time from RD↓ ...
Page 36
Serial interface (T = –40 to +85 A (a) 3-wire serial I/O mode (SCK3n... internal clock output) Parameter Symbol 4.0 V ≤ V SCK3n cycle time t KCY1 2.7 V ≤ V 1.8 V ≤ V SCK3n high-/low-level t ...
Page 37
UART mode (dedicated baud rate generator output) Parameter Symbol 4.0 V ≤ V Transfer rate 2.7 V ≤ V 1.8 V ≤ V (d) UART mode (external clock input) Parameter Symbol 4.0 V ≤ V ASCK0 cycle time t ...
Page 38
... Capacitive load per each bus line Notes 1. In the start condition, the first clock pulse is generated after this hold time fill in the undefined area of the SCL0 falling edge necessary for the device to internally provide at least 300 ns of hold time for the SDA0 signal (which ...
Page 39
AC Timing Measurement Point (Excluding X1, XT1 Input) 0.8V DD 0.2V DD Clock Timing X1 input XT1 input TI Timing TI00, TI01 TI50, TI51 µ PD78F0034A, 78F0034AY 0.8V DD Point of measurement 0. ...
Page 40
Interrupt Request Input Timing INTP0 to INTP3 RESET Input Timing RESET 40 µ PD78F0034A, 78F0034AY t t INTL INTH t RSL Data Sheet U14040EJ4V0DS ...
Page 41
Read/Write Operation External fetch (no wait A15 Lower 8-bit AD0 to AD7 address t ADS t ASTH ASTB RD External fetch (wait insertion A15 Lower 8-bit AD0 to AD7 address t ADS t ADH t ASTH ...
Page 42
External data access (no wait A15 t Lower 8-bit AD0 to AD7 address t ADS t ADH t ASTH ASTB RD t ASTRD WR External data access (wait insertion A15 Lower 8-bit AD0 to AD7 address ...
Page 43
Serial Transfer Timing 3-wire serial I/O mode: SCK3n SI3n t SO3n Remarks µ PD78F0034A µ PD78F0034AY UART mode (external clock input): ASCK0 C bus mode ( ...
Page 44
... V REF 1.8 V ≤ AV < 2.7 V REF REF During A/D conversion operation Conditions Subsystem clock stop (XT1 = and feed-back resistor disconnected Release by RESET Release by interrupt request possible using bits (OSTS0 to OSTS2) of the oscillation X Data Sheet U14040EJ4V0DS µ PD78F0034A, 78F0034AY = ...
Page 45
Data Retention Timing (STOP Mode Release by RESET STOP instruction execution RESET Data Retention Timing (Standby Release Signal: STOP Mode Release by Interrupt Request Signal STOP instruction execution Standby release signal (Interrupt request) µ PD78F0034A, 78F0034AY ...
Page 46
Flash Memory Programming Characteristics (V (1) Basic characteristics Parameter Symbol Operating frequency f X Supply voltage PPL PPH V supply current supply current Write time (per byte) ...
Page 47
PACKAGE DRAWINGS 64-PIN PLASTIC SDIP (19.05mm(750 NOTES 1. Each lead centerline is located within 0. its true position (T.P.) at maximum material condition. 2. Item "K" to ...
Page 48
PLASTIC LQFP (10x10 NOTE Each lead centerline is located within 0. its true position (T.P.) at maximum material condition. Remark The package and material of ES products ...
Page 49
PLASTIC LQFP (14x14 NOTE Each lead centerline is located within 0. its true position (T.P.) at maximum material condition. Remark The package and material of ES ...
Page 50
PLASTIC QFP (14x14 NOTE Each lead centerline is located within 0. its true position (T.P.) at maximum material condition. Remark The package and material of ES products are the ...
Page 51
PLASTIC TQFP (12x12 NOTE Each lead centerline is located within 0. its true position (T.P.) at maximum material condition. Remark The package and material of ES products ...
Page 52
... The µ PD78F0034A, 78F0034AY should be soldered and mounted under the following recommended conditions. For details of the recommended soldering conditions, refer to the document Semiconductor Device Mounting Technology Manual (C10535E). For soldering methods and conditions other than those recommended below, contact your NEC sales representative. Table 9-1. Surface Mounting Type Soldering Conditions (1/2) (1) µ ...
Page 53
Table 9-1. Surface Mounting Type Soldering Conditions (2/2) (3) µ PD78F0034AGK-9ET: 64-pin plastic TQFP (12 × 12) µ PD78F0034AYGK-9ET: 64-pin plastic TQFP (12 × 12) Soldering Method Infrared reflow Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or ...
Page 54
... Conversion adapter to connect the NP-64GC-TQ and a target system board on which a 64-pin plastic QFP (GC-AB8, GC-8BS type) can be mounted TGK-064SBP Conversion adapter to connect the NP-64GK and a target system board on which a 64-pin plastic TQFP (GK-9ET type) can be mounted TGB-064SDP Conversion adapter to connect the NP-H64GB-TQ and a target system board on which a 64-pin ...
Page 55
... Conversion socket to connect the EP-78240GC-R and a target system board on which a 64-pin plastic QFP (GC-AB8, GC-8BS type) can be mounted TGK-064SBP Conversion adapter to connect the EP-78012GK-R and a target system board on which a 64-pin plastic TQFP (GK-9ET type) can be mounted ID78K0 Integrated debugger for IE-78001-R-A ...
Page 56
Cautions on Using Development Tools • The ID-78K0-NS, ID78K0, and SM78K0 are used in combination with the DF780034. • The CC78K0 and RX78K0 are used in combination with the RA78K0 and the DF780034. • The FL-PR3, FA-64CW, FA-64GC, FA-64GC-8BS, ...
Page 57
Conversion Socket Drawing (EV-9200GC-64) and Footprints Figure A-1. EV-9200GC-64 Drawing (For Reference Only EV-9200GC-64 1 No.1 pin index µ PD78F0034A, 78F0034AY ITEM MILLIMETERS A 18.8 B 14.1 C 14.1 ...
Page 58
Figure A-2. EV-9200GC-64 Footprints (For Reference Only) ITEM A B 0.8 ± 0.02 × 15=12.0 ± 0.05 C 0.8 ± 0.02 × 15=12.0 ± 0. Caution Dimensions of mount pad for ...
Page 59
Conversion Adapter Drawing (TGC-064SAP) Figure A-3. TGC-064SAP Drawing (For Reference Only note: Product by TOKYO ELETECH CORPORATION. µ PD78F0034A, 78F0034AY S T Protrusion ...
Page 60
Conversion Adapter Drawing (TGK-064SBP) Figure A-4. TGK-064SBP Drawing (For Reference Only) (Unit: mm Note: Product by TOKYO ELETECH CORPORATION. 60 µ ...
Page 61
APPENDIX B. RELATED DOCUMENTS The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such. Documents Related to Devices µ PD780024A, 780034A, 780024AY, 780034AY Subseries User’s Manual µ PD780021A, 780022A, 780023A, 780024A, ...
Page 62
... SEMICONDUCTORS SELECTION GUIDE - Products & Packages - Semiconductor Device Mounting Technology Manual Quality Grades on NEC Semiconductor Devices NEC Semiconductor Device Reliability/Quality Control System Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD) Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing ...
Page 63
PD78F0034A, 78F0034AY Data Sheet U14040EJ4V0DS 63 ...
Page 64
... HANDLING OF UNUSED INPUT PINS FOR CMOS Note: No connection for CMOS device inputs can be cause of malfunction connection is provided to the input pins possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry ...
Page 65
... Regional Information Some information contained in this document may vary from country to country. Before using any NEC product in your application, pIease contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify: • Device availability • Ordering information • ...
Page 66
... NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others. • ...