FW803 Agere Systems, FW803 Datasheet
FW803
Available stocks
Related parts for FW803
FW803 Summary of contents
Page 1
... Multiple separate package signals provided for ana- I log and digital supplies and grounds. Description The Agere Systems Inc. FW803 device provides the analog physical layer functions needed to implement a three-port node in a cable-based IEEE 1394-1995 and IEEE 1394a-2000 network. * IEEE is a registered trademark of The Institute of Electrical and Electronics Engineers, Inc. † ...
Page 2
... Table 10. PHY Register Page 0: Port Status Page ................................................................................................20 Table 11. PHY Register Port Status Page Fields ..................................................................................................21 Table 12. PHY Register Page 1: Vendor Identification Page .................................................................................22 Table 13. PHY Register Vendor Identification Page Fields .................................................................................... Table of Contents List of Figures List of Tables June 2001 Page Page Page Agere Systems Inc. ...
Page 3
... IEEE 1394-1995 Annex J. To operate with bus-keeper isolation, the /ISO pin of the FW803 must be tied high. Data bits to be transmitted through the cable ports are received from the LLC on two, four, or eight data lines (D[0:7]), and are latched internally in the PHY in synchronization with the 49 ...
Page 4
... For those applications, when FW803 is used with one or more of the ports not brought out to a connector, those unused ports may be left unconnected without normal termination. When a ...
Page 5
June 2001 Description (continued) CPS LPS /ISO CNA SYSCLK LREQ LINK CTL0 INTERFACE I/O CTL1 PC0 PC1 PC2 C/LKON /RESET Lucent Technologies Inc. Three-Cable Transceiver/Arbiter Device RECEIVED DATA VOLTAGE ...
Page 6
... CNA 15 LPS 16 Note: Active-low signals are indicated by “/” at the beginning of signal names, within this document PIN #1 IDENTIFIER AGERE FW803 Figure 2. Pin Assignments June 2001 48 TPBIAS2 47 TPA2+ 46 TPA2– 45 TPB2+ 44 TPB2– DDA 42 TPBIAS1 ...
Page 7
... After hardware reset, this pin is set as an output. If the LPS is inactive, C/LKON indicates one of the following events by asserting a 6.114 MHz signal. 1. FW803 receives a link-on packet addressed to this node. 2. Port_event register bit Any of the Timeout, Pwr_Fail, or Loop register bits are 1 and the Resume_int register bit is also 1 ...
Page 8
... IEEE 1394-1995 standard requirements for output voltage limits. Reset (Active-Low). When /RESET is asserted low (active), the FW803 is reset. An internal pull-up resistor, which is connected to VDD, is provided, so only an external delay capacitor is required to ensure that the capacitor is discharged when PHY power is removed ...
Page 9
... XO * Active-low signals are indicated by “/” at the beginning of signal names, within this document. Agere Systems Inc. Three-Cable Transceiver/Arbiter Device Name/Description pair cable. Board traces from each pair of positive and negative differen- tial signal pins should be kept matched and as short as possible to the external load resistors and to the cable connector ...
Page 10
... CNA 15 LPS LLC PULSE See Figure 4 for typical port termination network. Figure 3. Typical External Component Connections PIN #1 IDENTIFIER AGERE FW803 June 2001 TPBIAS2 48 TPA2+ 47 TPA2– 46 TPB2+ 45 TPB2– DDA 43 TPBIAS1 42 TPA1+ 41 TPA1– ...
Page 11
... Crystal Selection Considerations The FW803 is designed to use an external 24.576 MHz crystal connected between the XI and XO terminals to pro- vide the reference for an internal oscillator circuit. IEEE 1394a-2000 standard requires that FW803 have less than ±100 ppm total variation from the nominal data rate, which is directly influenced by the crystal. To achieve this recommended that an oscillator with a nominal 50 ppm or less frequency tolerance be used. The total frequency variation must be kept below ± ...
Page 12
... The layout of the crystal portion of the PHY circuit is important for obtaining the correct frequency and minimizing noise introduced into the FW803 PLL. The crystal and two load capacitors should be considered as a unit during lay- out. They should be placed as close as possible to one another, while minimizing the loop area created by the com- bination of the three components ...
Page 13
... Threshold Voltage Output Current TPBIAS Output Voltage Current Source for Connect Detect Circuit * For a node that does not source power (see Section 4.2.2.2 in IEEE 1394-1995 Standard). Agere Systems Inc. Three-Cable Transceiver/Arbiter Device Test Conditions Source power node TPB cable inputs, speed signaling off ...
Page 14
... Mbits/s speed † signaling enabled 400 Mbits/s speed † signaling enabled June 2001 Symbol Min Typ Max V 172 — 265 OD V — — 20 OFF −1.05 I — 1.05 DIFF −2.53 −4.84 I — SP −8.1 −12.4 I — SP Agere Systems Inc. Unit ...
Page 15
... LREQ, CTLn, Dn Falling Input Threshold Voltage*, LREQ, CTLn, Dn Bus Holding Current, LREQ, CTLn, Dn Rising Input Threshold Voltage LPS Falling Input Threshold Voltage LPS * Device is capable of both differentiated and undifferentiated operation. Agere Systems Inc. Three-Cable Transceiver/Arbiter Device (continued) Test Conditions Symbol ...
Page 16
... June 2001 Min Typ Max — — — 0.15 — — — ±0 Ω, — — 1 Ω, — — 1 — — 0 — — 1 — 6 Typ Max Unit 24.5785 MHz Agere Systems Inc. Unit ...
Page 17
... June 2001 Timing Waveforms Figure 5. Dn, CTLn, and LREQ Input Setup and Hold Times Waveforms Figure 6. Dn, CTLn Output Delay Relative to SYSCLK Waveforms Agere Systems Inc. Three-Cable Transceiver/Arbiter Device SYSCLK tsu Dn, CTLn, LREQ SYSCLK td Dn, CTLn th 5-6017.a (F) 5-6018.a (F) 17 ...
Page 18
... IEEE Standard 1394-1995 for the encoding of this field. 7 This field has a constant value of seven, which indicates the extended PHY register map. June 2001 Bit 5 Bit 6 R Gap_count Total_ports Delay Pwr_class Port_event Enab_accel Enab_multi Port_select RESERVED Description Agere Systems Inc. Bit 7 PS ...
Page 19
... Loop 1 rw Pwr_fail 1 rw Timeout 1 rw Port_event 1 rw Agere Systems Inc. Three-Cable Transceiver/Arbiter Device (continued) 3 The number of ports implemented by this PHY. This count reflects the number. 010 Indicates the speed(s) this PHY supports: 2 000 = 98.304 Mbits/s 2 001 = 98.304 and 196.608 Mbits/s ...
Page 20
... PHY register addresses 1000 Ports are numbered monotonically starting at zero, p0. Contents Bit 2 Bit 3 Bit 4 BStat Child Int_enable Fault XXXXX RESERVED June 2001 Description through 2 through 1111 , inclusive Bit 5 Bit 6 Bit 7 Connected Bias Disabled XXXXX XXXXX XXXXX Agere Systems Inc. ...
Page 21
... Connected 1 r Bias 1 r Disabled 1 rw Negotiated_speed 3 r Int_enable 1 rw Fault 1 rw Agere Systems Inc. Three-Cable Transceiver/Arbiter Device (continued) Power Reset Value — TPA line state for the port invalid — TPB line state for the port (same encoding as AStat). ...
Page 22
... Table 13. PHY Register Vendor Identification Page Fields Field Size Type Compliance_level 8 r Vendor_ID 24 r Product_ID 24 r The vendor-dependent page provides access to information used in manufacturing test of the FW803 (continued) . The format of the vendor identification page is 2 Contents Bit 2 Bit 3 Bit 4 Compliance_level Vendor_ID ...
Page 23
... Outline Diagrams 64-Pin TQFP Dimensions are in millimeters. . 12.00 ± 0.20 10.00 ± 0.20 PIN #1 IDENTIFIER ZONE DETAIL A DETAIL B 0.50 TYP Ordering Information Device Code Package FW803-09-DB 64-Pin TQFP Agere Systems Inc. Three-Cable Transceiver/Arbiter Device 49 48 10.00 ± 0.20 12.00 ± 0. 1.40 ± 0.05 1.60 MAX SEATING PLANE 0.08 0.05/0.15 Comcode 108697079 1 ...
Page 24
... FRANCE: (33 (Paris), SWEDEN: (46) 8 594 607 00 (Stockholm), FINLAND: (358) 9 3507670 (Helsinki), ITALY: (39) 02 6608131 (Milan), SPAIN: (34) 1 807 1441 (Madrid) Agere Systems Inc. reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application. Copyright © 2001 Agere Systems Inc. ...