SAB-C165-L25F Infineon Technologies AG, SAB-C165-L25F Datasheet

no-image

SAB-C165-L25F

Manufacturer Part Number
SAB-C165-L25F
Description
SAB-C165-L25F16-Bit Single-Chip Microcontroller
Manufacturer
Infineon Technologies AG
Datasheet
查询C165供应商
查询C165供应商
C 1 6 5
1 6 - B i t S i n g l e - C h i p M i c r o c o n t r o l l e r
M i c r o c o n t r o l l e r s
Da ta Sh e e t, V 2 . 0 , D e c . 2 00 0
N e v e r
s t o p
t h i n k i n g .

Related parts for SAB-C165-L25F

SAB-C165-L25F Summary of contents

Page 1

...

Page 2

... Edition 2000-12 Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81541 München, Germany © Infineon Technologies AG 2000. All Rights Reserved. Attention please! The information herein is given to describe certain components and shall not be considered as warranted characteristics. Terms of delivery and rights to technical change reserved. We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein ...

Page 3

...

Page 4

C165 Revision History: Previous Version: Page Subjects (major changes since last revision) All Converted to Infineon layout 2 ROM derivatives removed, 25-MHz derivatives and 3 V derivatives included 6ff Pin numbers for TQFP added 14 Address window arbitration and master/slave ...

Page 5

Single-Chip Microcontroller C166 Family C165 • High Performance 16-bit CPU with 4-Stage Pipeline – Instruction Cycle Time at 25 MHz CPU Clock – 400 ns Multiplication (16 – Enhanced Boolean Bit Manipulation Facilities – Additional Instructions to ...

Page 6

... Derivative SAF-C165-LM SAB-C165-LM SAF-C165-L25M SAB-C165-L25M SAF-C165-LF SAB-C165-LF SAF-C165-L25F SAB-C165-L25F SAF-C165-LM3V SAB-C165-LM3V SAF-C165-LF3V SAB-C165-LF3V 1) This Data Sheet is valid for devices starting with and including design step HA. For simplicity all versions are referred to by the term C165 throughout this document. Ordering Information The ordering code for Infineon microcontrollers provides an exact reference to the required product. This ordering code identifies: • ...

Page 7

Introduction The C165 is a derivative of the Infineon C166 Family of full featured single-chip CMOS microcontrollers. It combines high CPU performance (up to 12.5 million instructions per second) with peripheral functionality and enhanced IO-capabilities. The C165 is especially suited ...

Page 8

Pin Configuration TQFP Package (top view) 100 P5.13/T5IN 1 P5.14/T4EUD 2 P5.15/T2EUD XTAL1 5 XTAL2 P3.0 8 P3.1/T6OUT 9 P3.2/CAPIN 10 P3.3/T3OUT 11 P3.4/T3EUD 12 P3.5/T4IN 13 P3.6/T3IN 14 ...

Page 9

Pin Configuration MQFP Package (top view) 100 P5.11/T5EUD 1 P5.12/T6IN 2 P5.13/T5IN 3 P5.14/T4EUD 4 P5.15/T2EUD XTAL1 7 XTAL2 P3.0 10 P3.1/T6OUT 11 P3.2/CAPIN 12 P3.3/T3OUT 13 P3.4/T3EUD 14 P3.5/T4IN 15 P3.6/T3IN ...

Page 10

Table 2 Pin Definitions and Functions Symbol Pin Nr Pin Nr TQFP MQFP XTAL1 5 7 XTAL2 P3.6 14 ...

Page 11

Table 2 Pin Definitions and Functions (cont’d) Symbol Pin Nr Pin Nr TQFP MQFP ...

Page 12

Table 2 Pin Definitions and Functions (cont’d) Symbol Pin Nr Pin Nr TQFP MQFP PORT0 P0L.0-7 41-48 43-50 P0H.0-7 51-58 53-60 PORT1 P1L.0-7 59-66 61-68 P1H.0-7 67,68, 69-70, 71-76 73-78 Data Sheet Input Function Outp. – This ...

Page 13

Table 2 Pin Definitions and Functions (cont’d) Symbol Pin Nr Pin Nr TQFP MQFP RSTIN 79 81 RST 80 82 OUT NMI 81 83 Data Sheet Input Function Outp. I/O Reset Input with Schmitt-Trigger characteristics. A low level at this ...

Page 14

Table 2 Pin Definitions and Functions (cont’d) Symbol Pin Nr Pin Nr TQFP MQFP ...

Page 15

Table 2 Pin Definitions and Functions (cont’d) Symbol Pin Nr Pin Nr TQFP MQFP V 7, 28, 9, 30, DD 38, 40, 51, 49, 71 27, 6, 29, SS 39, 41, 52, 50, 72, 79 ...

Page 16

Functional Description The architecture of the C165 combines advantages of both RISC and CISC processors and of advanced peripheral subsystems in a very well-balanced way. In addition the on-chip memory blocks allow the design of compact systems with maximum performance. ...

Page 17

... MBytes. The entire memory space can be accessed bytewise or wordwise. Particular portions of the on-chip memory have additionally been made directly bitaddressable. The C165 is prepared to incorporate on-chip program memory (not in the ROM-less derivatives, of course) for code or constant data. The internal ROM area can be mapped either to segment 0 or segment 1 ...

Page 18

External Bus Controller All of the external memory accesses are performed by a particular on-chip External Bus Controller (EBC). It can be programmed either to Single Chip Mode when no external memory is required one of four different ...

Page 19

Central Processing Unit (CPU) The main core of the CPU consists of a 4-stage instruction pipeline, a 16-bit arithmetic and logic unit (ALU) and dedicated SFRs. Additional hardware has been spent for a separate multiply and divide unit, a bit-mask ...

Page 20

The CPU has a register context consisting wordwide GPRs at its disposal. These 16 GPRs are physically allocated within the on-chip RAM area. A Context Pointer (CP) register determines the base address of the active register ...

Page 21

Interrupt System With an interrupt response time within a range from just CPU clocks (in case of internal program execution), the C165 is capable of reacting very fast to the occurrence of non-deterministic events. The architecture of ...

Page 22

Table 3 C165 Interrupt Nodes Source of Interrupt or PEC Service Request External Interrupt 0 External Interrupt 1 External Interrupt 2 External Interrupt 3 External Interrupt 4 External Interrupt 5 External Interrupt 6 External Interrupt 7 GPT1 Timer 2 GPT1 ...

Page 23

The C165 also provides an excellent mechanism to identify and to process exceptions or error conditions that arise during run-time, so-called ‘Hardware Traps’. Hardware traps cause immediate non-maskable system reaction which is similar to a standard interrupt service (branching to ...

Page 24

General Purpose Timer (GPT) Unit The GPT unit represents a very flexible multifunctional timer/counter structure which may be used for many different time related tasks such as event timing and counting, pulse width and duty cycle measurements, pulse generation, or ...

Page 25

T2EUD CPU T2IN CPU T3IN T3EUD T4IN CPU T4EUD … 10 Figure 6 Block Diagram of GPT1 With its maximum resolution of ...

Page 26

The capture trigger (timer T5 to CAPREL) may also be generated upon transitions of GPT1 timer T3’s inputs T3IN and/or T3EUD. This is especially advantageous when T3 operates in Incremental Interface Mode. T5EUD CPU T5IN ...

Page 27

Serial Channels Serial communication with other microcontrollers, processors, terminals or external peripheral components is provided by two serial interfaces with different functionality, an Asynchronous/Synchronous Serial Channel (ASC0) and a High-Speed Synchronous Serial Channel (SSC). The ASC0 is upward compatible with ...

Page 28

... Parallel Ports The C165 provides I/O lines which are organized into six input/output ports and one input port. All port lines are bit-addressable, and all input/output lines are individually (bit-wise) programmable as inputs or outputs via direction registers. The I/O ports are true bidirectional ports which are switched to high impedance state when configured as inputs ...

Page 29

... BAND, BOR, AND/OR/XOR direct bit with direct bit BXOR BCMP Compare direct bit to direct bit BFLDH/L Bitwise modify masked high/low byte of bit-addressable direct word memory with immediate data CMP(B) Compare word (byte) operands CMPD1/2 Compare word data to GPR and decrement GPR by 1/2 ...

Page 30

... Software Reset IDLE Enter Idle Mode PWRDN Enter Power Down Mode (supposes NMI-pin being low) SRVWDT Service Watchdog Timer DISWDT Disable Watchdog Timer EINIT Signify End-of-Initialization on RSTOUT-pin ATOMIC Begin ATOMIC sequence EXTR Begin EXTended Register sequence EXTP(R) Begin EXTended Page (and Register) sequence ...

Page 31

... The following table lists all SFRs which are implemented in the C165 in alphabetical order. Bit-addressable SFRs are marked with the letter “b” in column “Name”. SFRs within the Extended SFR-Space (ESFRs) are marked with the letter “E” in column “Physical Address”. Registers within on-chip X-peripherals are marked with the letter “X” in column “ ...

Page 32

Table 6 C165 Registers, Ordered by Name (cont’d) Name Physical Address CP FE10 H CRIC b FF6A H CSP FE08 H DP0H b F102 H DP0L b F100 H DP1H b F106 H DP1L b F104 H DP2 b FFC2 ...

Page 33

Table 6 C165 Registers, Ordered by Name (cont’d) Name Physical Address P1H b FF06 H P1L b FF04 FFC0 FFC4 FFC8 FFA2 FFCC H PECC0 ...

Page 34

Table 6 C165 Registers, Ordered by Name (cont’d) Name Physical Address SP FE12 H SSCBR F0B4 H SSCCON b FFB2 H SSCEIC b FF76 H SSCRB F0B2 H SSCRIC b FF74 H SSCTB F0B0 H SSCTIC b FF72 H STKOV ...

Page 35

Table 6 C165 Registers, Ordered by Name (cont’d) Name Physical Address XP1IC b F18E H XP2IC b F196 H XP3IC b F19E H ZEROS b FF1C H 1) The system configuration is selected during reset. 2) The reset value depends ...

Page 36

Absolute Maximum Ratings Table 7 Absolute Maximum Rating Parameters Parameter Storage temperature Junction temperature V Voltage on pins with DD V respect to ground ( ) SS Voltage on any pin with respect to ground ( Input ...

Page 37

... < Unit Notes V Active mode MHz CPUmax V PowerDown mode V Active mode MHz CPUmax V PowerDown mode V Reference voltage 2)3) mA Per pin – C SAB-C165 … C SAF-C165 … C SAK-C165 … – 0.5 V). The absolute sum of input overload V2.0, 2000-12 C165 ...

Page 38

Parameter Interpretation The parameters listed in the following partly represent the characteristics of the C165 and partly its demands on the system. To aid in interpreting the parameters right, when evaluating them for a design, they are marked in column ...

Page 39

DC Characteristics (Standard Supply Voltage Range) (cont’d) (Operating Conditions apply) Parameter 4) RSTIN active current READY/RD/WR inact. current READY/RD/WR active current 7) ALE inactive current 7) ALE active current 7) Port 6 inactive current 7) Port 6 active current PORT0 ...

Page 40

DC Characteristics (Reduced Supply Voltage Range) (Operating Conditions apply) Parameter Input low voltage (TTL, all except XTAL1) Input low voltage XTAL1 Input high voltage (TTL, all except RSTIN and XTAL1) Input high voltage RSTIN (when operated as input) Input high ...

Page 41

DC Characteristics (Reduced Supply Voltage Range) (cont’d) (Operating Conditions apply) Parameter PORT0 configuration current XTAL1 input current 9) Pin capacitance (digital inputs/outputs) 1) Keeping signal levels within the levels specified in this table, ensures operation without overload conditions. For signal ...

Page 42

Power Consumption C165 (Standard Supply Voltage Range) (Operating Conditions apply) Parameter Power supply current (active) with all peripherals active Idle mode supply current with all peripherals active Power-down mode supply current 1) The supply current is a function of the ...

Page 43

I [mA] 100 Figure 8 Supply/Idle Current as a Function of Operating Frequency Data Sheet C165 I DD5max I DD5typ I DD3max I DD3typ I IDX5max I IDX3max I IDX5typ I IDX3typ ...

Page 44

AC Characteristics Definition of Internal Timing The internal operation of the C165 is controlled by the internal CPU clock edges of the CPU clock can trigger internal (e.g. pipeline) or external (e.g. bus cycles) operations. The specification of the external ...

Page 45

... The timings listed in the AC Characteristics that refer to TCLs therefore can be calculated using the period of Direct Drive When direct drive is configured (CLKCFG = 0XX disabled and the CPU clock is directly driven from the internal oscillator with the input clock signal. f The frequency of directly follows the frequency of ...

Page 46

AC Characteristics Table 10 External Clock Drive XTAL1 (Standard Supply Voltage Range) (Operating Conditions apply) Parameter Symbol t Oscillator period SR 40 OSC 1) t High time Low time Rise time ...

Page 47

V DD Figure 10 External Clock Drive XTAL1 Note: If the on-chip oscillator is used together with a crystal, the oscillator frequency is limited to a range of 4 MHz to 40 MHz strongly recommended to measure ...

Page 48

Testing Waveforms 2 inputs during testing are driven at 2.4 V for a logic 1’ and 0.45 V for a logic 0’. Timing measurements are made at Figure 11 Input Output Waveforms V + 0.1 V ...

Page 49

Memory Cycle Variables The timing tables below use three variables which are derived from the BUSCONx registers and represent the special characteristics of the programmed memory cycle. The following table describes, how these variables are to be computed. Table 12 ...

Page 50

Multiplexed Bus (Standard Supply Voltage Range) (cont’d) (Operating Conditions apply) ALE cycle time = 6 TCL + 2 Parameter RD, WR low time (no RW-delay valid data in (with RW-delay valid data in (no RW-delay) ALE ...

Page 51

Multiplexed Bus (Standard Supply Voltage Range) (cont’d) (Operating Conditions apply) ALE cycle time = 6 TCL + 2 Parameter Address float after RdCS, WrCS (with RW delay) Address float after RdCS, WrCS (no RW delay) RdCS to Valid Data In ...

Page 52

AC Characteristics Multiplexed Bus (Reduced Supply Voltage Range) (Operating Conditions apply) ALE cycle time = 6 TCL + 2 Parameter ALE high time Address setup to ALE Address hold after ALE ALE falling edge to RD, WR (with RW-delay) ALE ...

Page 53

Multiplexed Bus (Reduced Supply Voltage Range) (cont’d) (Operating Conditions apply) ALE cycle time = 6 TCL + 2 Parameter Data float after RD Data valid to WR Data hold after WR ALE rising edge after RD, WR Address hold after ...

Page 54

Multiplexed Bus (Reduced Supply Voltage Range) (cont’d) (Operating Conditions apply) ALE cycle time = 6 TCL + 2 Parameter Data valid to WrCS Data hold after RdCS Data float after RdCS Address hold after RdCS, WrCS Data hold after WrCS ...

Page 55

ALE CSxL A23-A16 (A15-A8) BHE, CSxE Read Cycle BUS RD RdCSx Write Cycle BUS WR, WRL, WRH WrCSx Figure 13 External Memory Cycle: Multiplexed Bus, With Read/Write Delay, Normal ALE Data Sheet ...

Page 56

ALE t CSxL A23-A16 (A15-A8) BHE, CSxE t 6 Read Cycle BUS RD RdCSx Write Cycle BUS WR, WRL, WRH WrCSx Figure 14 External Memory Cycle: Multiplexed Bus, With Read/Write Delay, Extended ALE Data Sheet ...

Page 57

ALE CSxL A23-A16 (A15-A8) BHE, CSxE Read Cycle BUS RD RdCSx Write Cycle BUS WR, WRL, WRH WrCSx Figure 15 External Memory Cycle: Multiplexed Bus, No Read/Write Delay, Normal ALE Data Sheet ...

Page 58

ALE t CSxL A23-A16 (A15-A8) BHE, CSxE t 6 Read Cycle BUS RD RdCSx Write Cycle BUS WR, WRL, WRH WrCSx Figure 16 External Memory Cycle: Multiplexed Bus, No Read/Write Delay, Extended ALE Data Sheet ...

Page 59

AC Characteristics Demultiplexed Bus (Standard Supply Voltage Range) (Operating Conditions apply) ALE cycle time = 4 TCL + 2 Parameter ALE high time Address setup to ALE ALE falling edge to RD, WR (with RW-delay) ALE falling edge to RD, ...

Page 60

Demultiplexed Bus (Standard Supply Voltage Range) (cont’d) (Operating Conditions apply) ALE cycle time = 4 TCL + 2 Parameter Data valid to WR Data hold after WR ALE rising edge after RD Address hold after WR 3) ALE ...

Page 61

Demultiplexed Bus (Standard Supply Voltage Range) (cont’d) (Operating Conditions apply) ALE cycle time = 4 TCL + 2 Parameter Data float after RdCS 1) (with RW-delay) Data float after RdCS 1) (no RW-delay) Address hold after RdCS, WrCS Data hold ...

Page 62

AC Characteristics Demultiplexed Bus (Reduced Supply Voltage Range) (Operating Conditions apply) ALE cycle time = 4 TCL + 2 Parameter ALE high time Address setup to ALE ALE falling edge to RD, WR (with RW-delay) ALE falling edge to RD, ...

Page 63

Demultiplexed Bus (Reduced Supply Voltage Range) (cont’d) (Operating Conditions apply) ALE cycle time = 4 TCL + 2 Parameter Data valid to WR Data hold after WR ALE rising edge after RD Address hold after WR 3) ALE ...

Page 64

Demultiplexed Bus (Reduced Supply Voltage Range) (cont’d) (Operating Conditions apply) ALE cycle time = 4 TCL + 2 Parameter Data float after RdCS 1) (with RW-delay) Data float after RdCS 1) (no RW-delay) Address hold after RdCS, WrCS Data hold ...

Page 65

ALE CSxL A23-A16 A15-A0 BHE, CSxE Read Cycle BUS (D15-D8) D7-D0 RD RdCSx Write Cycle BUS (D15-D8) D7-D0 WR, WRL, WRH WrCSx Figure 17 External Memory Cycle: Demultiplexed Bus, With Read/Write Delay, Normal ALE Data Sheet ...

Page 66

ALE t 38 CSxL A23-A16 A15-A0 BHE CSxE Read Cycle BUS (D15-D8) D7-D0 RD RdCSx Write Cycle BUS (D15-D8) D7-D0 WR, WRL, WRH WrCSx Figure 18 External Memory Cycle: Demultiplexed Bus, With Read/Write Delay, Extended ALE ...

Page 67

ALE CSxL A23-A16 A15-A0 BHE, CSxE Read Cycle BUS (D15-D8) D7-D0 RD RdCSx Write Cycle BUS (D15-D8) D7-D0 WR, WRL,WRH WrCSx Figure 19 External Memory Cycle: Demultiplexed Bus, No Read/Write Delay, Normal ALE Data Sheet ...

Page 68

ALE t CSxL A23-A16 A15-A0 BHE,CSxE t 6 Read Cycle BUS (D15-D8) D7-D0 RD RdCSx Write Cycle BUS (D15-D8) D7-D0 WR, WRL, WRH WrCSx Figure 20 External Memory Cycle: Demultiplexed Bus, No Read/Write Delay, Extended ALE Data Sheet ...

Page 69

AC Characteristics CLKOUT and READY (Standard Supply Voltage) (Operating Conditions apply) Parameter CLKOUT cycle time CLKOUT high time CLKOUT low time CLKOUT rise time CLKOUT fall time CLKOUT rising edge to ALE falling edge Synchronous READY setup time to CLKOUT ...

Page 70

AC Characteristics CLKOUT and READY (Reduced Supply Voltage) (Operating Conditions apply) Parameter CLKOUT cycle time CLKOUT high time CLKOUT low time CLKOUT rise time CLKOUT fall time CLKOUT rising edge to ALE falling edge Synchronous READY setup time to CLKOUT ...

Page 71

CLKOUT ALE Command RD, WR Sync READY t 58 Async 3) READY Figure 21 CLKOUT and READY Notes 1) Cycle as programmed, including MCTC waitstates (Example shows 0 MCTC WS). 2) The leading edge of the respective command depends on ...

Page 72

AC Characteristics External Bus Arbitration (Standard Supply Voltage) (Operating Conditions apply) Parameter HOLD input setup time to CLKOUT CLKOUT to HLDA high or BREQ low delay CLKOUT to HLDA low or BREQ high delay CSx release CSx drive Other signals ...

Page 73

CLKOUT t 61 HOLD HLDA see BREQ CSx (On P6.x) Other Signals Figure 22 External Bus Arbitration, Releasing the Bus Notes 1) The C165 will complete the currently running bus cycle before granting bus access. 2) This is the first ...

Page 74

CLKOUT HOLD HLDA t 62 BREQ CSx (On P6.x) Other Signals Figure 23 External Bus Arbitration, (Regaining the Bus) Notes 1) This is the last chance for BREQ to trigger the indicated regain-sequence. Even if BREQ is activated earlier, the ...

Page 75

Package Outlines P-MQFP-100 (SMD) (Plastic Metric Quad Flat Package) Sorts of Packing Package outlines for tubes, trays etc. are contained in our Data Book “Package Information”. SMD = Surface Mounted Device Data Sheet 71 C165 Dimensions in mm V2.0, 2000-12 ...

Page 76

P-TQFP-100 (SMD) (Plastic Thin Metric Quad Flat Package) Sorts of Packing Package outlines for tubes, trays etc. are contained in our Data Book “Package Information”. SMD = Surface Mounted Device Data Sheet 72 C165 Dimensions in mm V2.0, 2000-12 ...

Page 77

... Better operating results and business excellence mean less idleness and wastefulness for all of us, more professional success, more accurate information, a better overview and, thereby, less frustration and more satisfaction.” Dr. Ulrich Schumacher Published by Infineon Technologies AG ...

Related keywords