IDT71V124S20Y

Manufacturer Part NumberIDT71V124S20Y
DescriptionIDT71V124S20Y3.3V CMOS Static RAM 1 Meg (128K x 8-Bit) Revolutionary Pinout
ManufacturerIntegrated Device Technology, Inc.
IDT71V124S20Y datasheet
 

Specifications of IDT71V124S20Y

CaseSOJ  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
Page 5/9:

HIGH IMPEDANCE

Download datasheet (72Kb)Embed
PrevNext
IDT71V124, 3.3V CMOS Static RAM
1 Meg (128K x 8-Bit), Revolutionary Pinout
Timing Waveform of Read Cycle No. 1
ADDRESS
OE
CS
DATA
OUT
I
CC
V
SUPPLY
CC
CURRENT
I
SB
Timing Waveform of Read Cycle No. 2
ADDRESS
PREVIOUS DATA
DATA
OUT
NOTES:
1. WE is HIGH for Read Cycle.
2. Device is continuously selected, CS is LOW.
3. Address must be valid prior to or coincident with the later of CS transition LOW; otherwise t
4. OE is LOW.
5. Transition is measured ±200mV from steady state.
(1)
t
RC
t
AA
t
OE
(5)
t
OLZ
(3)
t
ACS
(5)
t
CLZ

HIGH IMPEDANCE

t
PU
(1,2,4)
t
RC
t
AA
t
OH
VALID
OUT
is the limiting parameter.
AA
6.42
5
Commercial and Industrial Temperature Ranges
(5)
t
OHZ
(5)
t
CHZ
DATA
VALID
OUT
t
PD
3484 drw 05
t
OH
DATA
VALID
OUT
3484 drw 06