FSAM30SH60A_03 Fairchild Semiconductor, FSAM30SH60A_03 Datasheet
FSAM30SH60A_03
Related parts for FSAM30SH60A_03
FSAM30SH60A_03 Summary of contents
Page 1
... External View Top View 60mm 31mm ©2003 Fairchild Semiconductor Corporation Features • UL Certified No. E209204 • 600V-30A 3-phase IGBT inverter bridge including control ICs for gate driving and protection • Divided negative dc-link terminals for inverter current sensing applications • ...
Page 2
... V (17) V (17) V (18) V (18) V (18) V (19) V (19) V (19) V (20) IN (20) IN (20) IN (21) V (21) V (21) V (22) V (22) V (22) V (23) V (23) V (23) V ©2003 Fairchild Semiconductor Corporation Top View CC(L) CC(L) CC(L) (L) (L) (L) (UL) (UL) (UL) (VL) (VL) (VL) (WL) (WL) (WL) (L) (L) (L) FOD FOD FOD SC ...
Page 3
... Negative DC–Link Input for U Phase Negative DC–Link Input for V Phase Negative DC–Link Input for W Phase Output for U Phase 30 V Output for V Phase 31 W Output for W Phase 32 P Positive DC–Link Input ©2003 Fairchild Semiconductor Corporation Pin Description Rev. E, August 2003 ...
Page 4
... Inverter low-side is composed of three sense-IGBTs including freewheeling diodes for each IGBT and one control IC which has gate driving, current sensing and protection functions. 2) Inverter power side is composed of four inverter dc-link input pins and three inverter output pins. 3) Inverter high-side is composed of three normal-IGBTs including freewheeling diodes and three drive ICs for each IGBT. ©2003 Fairchild Semiconductor Corporation Bottom View ...
Page 5
... Fault Output Current Current Sensing Input Voltage V Total System Item Self Protection Supply Voltage Limit (Short-Circuit Protection Capability) Module Case Operation Temperature Storage Temperature Isolation Voltage ©2003 Fairchild Semiconductor Corporation (T = 25°C, Unless Otherwise Specified) J Symbol Condition V Applied between Applied between P- N ...
Page 6
... IC OFF internally. For the detailed information, please see Fig. 4. ©2003 Fairchild Semiconductor Corporation Condition Each IGBT under Inverter Operating Condition Each FWDi under Inverter Operating Condition Ceramic Substrate (per 1 Module) Thermal Grease Applied (Note 3) ), please refer to Fig ...
Page 7
... (a) Turn- 100V/div time : 0.1us/div. (a) Turn-on (a) turn-on Fig. 5. Experimental Results of Switching Waveforms Test Condition: Vdc=300V, Vcc=15V, L=500uH (Inductive Load), T ©2003 Fairchild Semiconductor Corporation IN(OFF) Fig. 4. Switching Time Definition : 10A/div OFF ...
Page 8
... Symbol Supply Voltage Control Supply Voltage V High-side Bias Voltage Blanking Time for Preventing t Arm-short PWM Input Signal f Input ON Threshold Voltage V IN(ON) Input OFF Threshold Voltage V IN(OFF) ©2003 Fairchild Semiconductor Corporation (T = 25°C, Unless Otherwise Specified) J Condition V = 15V V - COM CC CC( (UL, VL, WL 15V ...
Page 9
... Fig. 6. R-T Curve of The Built-in Thermistor 100 0.00 Fig Variation by change of Shunt Resistors (R SC (1) @ around 100% Rated Current Trip (I (2) @ around 150% Rated Current Trip (I ©2003 Fairchild Semiconductor Corporation R-T Curve Temperature T [ ℃ (1) 0.01 0.02 0.03 [ Ω ...
Page 10
... Do not make over torque or mounting screws. Much mounting torque may cause ceramic cracks and bolts and Al heat-fin destruction. 9. Avoid one side tightening stress. Fig.9 shows the recommended torque order for mounting screws. Uneven mounting can cause the SPM ceramic substrate to be damaged. ©2003 Fairchild Semiconductor Corporation Condition Recommended 10Kg•cm Recommended 0.98N• ...
Page 11
... Input Signal Output Current Fault Output Signal P1 : Normal operation - IGBT ON and conducting current P2 : Under-Voltage detection P3 : IGBT gate interrupt fault signal P5 : Under-Voltage reset P6 : Normal operation - IGBT ON and conducting current Fig. 11. Under-Voltage Protection (High-side) ©2003 Fairchild Semiconductor Corporation detect detect V ...
Page 12
... P4 : IGBT is slowly turned off P5 : IGBT OFF signal P6 : IGBT ON signal - but IGBT cannot be turned on during the fault Output activation P7 : IGBT OFF state P8 : Fault Output reset and normal operation start Fig. 12. Short-Circuit Current Protection (Low-side Operation only) ©2003 Fairchild Semiconductor Corporation Detection P1 P4 ...
Page 13
... SPM pins. Fig. 13. Recommended CPU I/O Interface Circuit These Values depend ontrol Algorithm 15V-Line 20 Ω 470uF 0.1uF Note: It would be recommended that the bootstrap diode, D Fig. 14. Recommended Bootstrap Operation Circuit and Parameters ©2003 Fairchild Semiconductor Corporation 5V-Line 4.7k 2k 4.7k Ω Ω ...
Page 14
... P&N pins is recommended. 12)Relays are used at almost every systems of electrical equipments of home appliances. In these cases, there should be sufficient distance between the CPU and the relays recommended that the distance be 5cm at least. ©2003 Fairchild Semiconductor Corporation 15V line 5V line ...
Page 15
... Detailed Package Outline Drawings 28x2.00 (2.00) MAX1.05 2.00 0.60 ±0.30 0.40 #23 #32 19.86 11.0 ±0. 10.14 0.80 1.30 ±0.10 MAX3.20 ©2003 Fairchild Semiconductor Corporation SPM32-AA 56.0 ±0.30=( ) MAX1.00 0.60 ±0.10 ±0.10 0.40 28.0 ±0.30 #1 #24 ±0.30 (46.60) 53.0 ±0.30 60.0 ±0.50 3x7.62 =(22.86) ±0.30 3x4.0 =(12.0 ±0.30 ) 2.00 ±0.30 0.80 0.40 1.30 0.60 ±0.10 ±0.10 MAX2.50 MAX1.60 7.20 ±0.5 12.30 ±0.5 Rev. E, August 2003 ...
Page 16
... TRADEMARKS The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended exhaustive list of all such trademarks. ACEx™ FACT Quiet Series™ ActiveArray™ FAST Bottomless™ FASTr™ CoolFET™ FRFET™ CROSSVOLT™ ...