LS241

Manufacturer Part NumberLS241
ManufacturerTexas Instruments, Inc.
LS241 datasheet
 


1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
Page 1/24

Download datasheet (639Kb)Embed
Next
SN54LS240, SN54LS241, SN54LS244, SN54S240, SN54S241, SN54S244
SN74LS240, SN74LS241, SN74LS244, SN74S240, SN74S241, SN74S244
OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
3-State Outputs Drive Bus Lines or Buffer
Memory Address Registers
PNP Inputs Reduce DC Loading
Hysteresis at Inputs Improves Noise
Margins
description
These octal buffers and line drivers are designed
specifically to improve both the performance and
density of three-state memory address drivers,
clock drivers, and bus-oriented receivers and
transmitters. The designer has a choice of
selected
combinations
of
noninverting outputs, symmetrical, active-low
output-control (G) inputs, and complementary
output-control (G and G) inputs. These devices
feature high fan-out, improved fan-in, and 400-mV
noise margin. The SN74LS’ and SN74S’ devices
can be used to drive terminated lines down to
133 .
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
SDLS144B – APRIL 1985 – REVISED FEBRUARY 2002
SN54LS’, SN54S’ . . . J OR W PACKAGE
SN74LS240, SN74LS244 . . . DB, DW, N, OR NS PACKAGE
SN74LS241 . . . DW, N, OR NS PACKAGE
SN74S’ . . . DW OR N PACKAGE
inverting
and
† 2G for ’LS241 and ’S241 or 2G for all other drivers.
SN54LS’, SN54S’ . . . FK PACKAGE
1A2
2Y3
1A3
2Y2
1A4
† 2G for ’LS241 and ’S241 or 2G for all other drivers.
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
(TOP VIEW)
1G
V
1
20
CC
1A1
2G/2G
2
19
2Y4
1Y1
3
18
1A2
2A4
4
17
2Y3
1Y2
5
16
1A3
2A3
6
15
2Y2
1Y3
7
14
1A4
2A2
8
13
2Y1
1Y4
9
12
GND
10
11
2A1
(TOP VIEW)
3 2 1 20 19
1Y1
18
4
2A4
17
5
1Y2
6
16
2A3
7
15
1Y3
8
14
9 10 11 12 13
Copyright
2002, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
1

LS241 Summary of contents