MT4LC4M4A1TG-6

Manufacturer Part NumberMT4LC4M4A1TG-6
Description4Meg x 4, 3,3V FPM DRAM
ManufacturerMicron Semiconductor Products
MT4LC4M4A1TG-6 datasheet
 


1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
Page 1/20

Download datasheet (361Kb)Embed
Next
DRAM
FEATURES
• Industry-standard x4 pinout, timing, functions,
and packages
• High-performance, low-power CMOS silicon-gate
process
• Single power supply (+3.3V ±0.3V or +5V ±0.5V)
• All inputs, outputs and clocks are TTL-compatible
• Refresh modes: RAS#-ONLY, HIDDEN and CAS#-
BEFORE-RAS# (CBR)
• Optional self refresh (S) for low-power data
retention
• 11 row, 11 column addresses (2K refresh) or
12 row, 10 column addresses (4K refresh)
• FAST-PAGE-MODE (FPM) access
• 5V tolerant inputs and I/Os on 3.3V devices
OPTIONS
• Voltage
3.3V
5V
• Refresh Addressing
2,048 (2K) rows
4,096 (4K) rows
• Packages
Plastic SOJ (300 mil)
Plastic TSOP (300 mil)
• Timing
50ns access
60ns access
• Refresh Rates
Standard Refresh
Self Refresh (128ms period)
NOTE: 1. The 4 Meg x 4 FPM DRAM base number differenti-
ates the offerings in one place—MT4LC4M4B1. The
fifth field distinguishes various options: B1
designates a 2K refresh and A1 designates a 4K
refresh for FPM DRAMs.
2. The # symbol indicates signal is active LOW.
*Contact factory for availability
Part Number Example:
MT4LC4M4B1DJ
KEY TIMING PARAMETERS
t
t
t
SPEED
RC
RAC
PC
-5
84ns
50ns
20ns
-6
110ns
60ns
35ns
4 Meg x 4 FPM DRAM
D49_5V.p65 – Rev. 5/00
MT4LC4M4B1, MT4C4M4B1
MT4LC4M4A1, MT4C4M4A1
For the latest data sheet, please refer to the Micron Web
site:
V
DQ0
DQ1
WE#
RAS#
**NC/A11
A10
V
MARKING
LC
C
**NC on 2K refresh and A11 on 4K refresh options.
B1
A1
4 MEG x 4 FPM DRAM PART NUMBERS
DJ
TG
PART NUMBER
MT4LC4M4B1DJ-6
-5
MT4LC4M4B1DJ-6 S 3.3V
-6
MT4LC4M4B1TG-6
MT4LC4M4B1TG-6 S 3.3V
None
MT4LC4M4A1DJ-6
S *
MT4LC4M4A1DJ-6 S 3.3V
MT4LC4M4A1TG-6
MT4C4M4A1TG-6 S 3.3V
MT4C4M4B1DJ-6
MT4C4M4B1DJ-6 S
MT4C4M4B1TG-6
MT4C4M4B1TG-6 S
MT4C4M4A1DJ-6
MT4C4M4A1DJ-6 S
MT4C4M4A1TG-6
MT4C4M4A1TG-6 S
t
t
t
AA
CAC
RP
25ns
13ns
30ns
30ns
15ns
40ns
1
4 MEG x 4
FPM DRAM
www.micronsemi.com/mti/msp/html/datasheet.html
PIN ASSIGNMENT (Top View)
24/26-Pin SOJ
24/26-Pin TSOP
V
1
1
26
V
CC
CC
SS
DQ0
2
2
25
DQ3
DQ1
3
3
24
DQ2
WE#
4
4
23
CAS#
RAS#
5
5
22
OE#
**NC/A11
6
6
21
A9
A10
8
A0
9
8
19
A8
A1
10
A0
9
18
A7
A2
11
A1
10
17
A6
A3
12
A2
11
16
A5
V
13
CC
A3
12
15
A4
13
14
V
CC
SS
REFRESH
V
ADDRESSING PACKAGE REFRESH
CC
3.3V
2K
2K
3.3V
2K
2K
3.3V
4K
4K
3.3V
4K
4K
5V
2K
5V
2K
5V
2K
5V
2K
5V
4K
5V
4K
5V
4K
5V
4K
Micron Technology, Inc., reserves the right to change products or specifications without notice.
26
V
SS
25
DQ3
24
DQ2
23
CAS#
22
OE#
21
A9
19
A8
18
A7
17
A6
16
A5
15
A4
14
V
SS
SOJ
Standard
SOJ
Self
TSOP
Standard
TSOP
Self
SOJ
Standard
SOJ
Self
TSOP
Standard
TSOP
Self
SOJ
Standard
SOJ
Self
TSOP
Standard
TSOP
Self
SOJ
Standard
SOJ
Self
TSOP
Standard
TSOP
Self
©2000, Micron Technology, Inc.

MT4LC4M4A1TG-6 Summary of contents