21285-AB

Manufacturer Part Number21285-AB
DescriptionMicroprocessor, 21285 Core Logic For SA-110 Microprocessor
ManufacturerIntel Corporation
21285-AB datasheet
 


Specifications of 21285-AB

CaseBGADc99+/00+
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
Page 57/159:

SDRAM and ROM Operation

Download datasheet (780Kb)Embed
PrevNext

SDRAM and ROM Operation

This chapter describes the operation of the SDRAM and ROM.
4.1
SDRAM Control
The SDRAM controller on the 21285 controls from one to four arrays of synchronous DRAMs
(SDRAMs). SDRAM supported parts include: 8Mb, 16Mb, and 64Mb.
All SDRAMs share command and address bits, but have separate clock and chip select bits (see
Figure
4-1).
Figure 4-1. SDRAM Configuration
D[31:0]
SA-110
Note:
When SA-110 reads or writes SDRAM,
the data does not pass through 21285.
SDRAM operations performed by the 21285 are refresh, read, write, and mode register set. Reads
and writes are generated by either the SA-110, PCI bus masters (including I
channels.
21285 Core Logic for SA-110 Datasheet
SDRAM
A
Optional
Transceiver
OE
B
21285
4
sdclk [3:0]
cs_l [3:0]
cmd [2:0]
ma [12:0]
ba [1:0]
d_wren_l
FM-05938.AI4
O accesses), or DMA
2
4-1