21285-AB

Manufacturer Part Number21285-AB
DescriptionMicroprocessor, 21285 Core Logic For SA-110 Microprocessor
ManufacturerIntel Corporation
21285-AB datasheet
 


Specifications of 21285-AB

CaseBGADc99+/00+
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
Page 62/159:

ROM Addressing

Download datasheet (780Kb)Embed
PrevNext
SDRAM and ROM Operation
Table 4-4. ROM Addressing
ROM Width
Byte
Word (2 bytes)
Dword (4 bytes)
During ROM accesses from the SA-110, the 21285 latches the address and drives it back onto A.
Table 4-5
shows how the ROM address is derived from the SA-110 address.
Table 4-5. ROM Address Generation for SA-110 Accesses
Bits
A[29:28]
A[23:5]
A[4:2]
A[1:0]
During a ROM access from the PCI, A is driven by the 21285.
address is derived from the PCI address.
Table 4-6. ROM Address Generation for PCI Accesses
Bits
Description
A[29:28]
Controlled by the 21285 depending upon the ROM width (refer to Sections 4.2.2 and 4.2.3).
A[23:20]
If the corresponding bit of the expansion ROM base address mask register is a 0, the address bit
is 0. If the corresponding bit of the expansion ROM base address mask register is a 1, use the
PCI address.
A[19:6]
PCI address bits [19:6].
A[5]
If the PCI accesses the lower 32 bytes of ROM, this address is the inverse of PCI address bit
[5]. Otherwise, it is equal to PCI address bit [5].
A[4:2]
PCI address bits [4:2]
The reason for the conditional inversion of bit 5 is that the SA-110 needs to read a vector from
ROM address 0h, and the PCI requires the expansion ROM header to be at ROM address 0h. To
accommodate both needs, ROM addresses 20h through 3Fh are swapped with 0h through 1Fh
when addressed from the PCI. The SA-110 vector should be placed in ROM address 0h, and the
PCI expansion ROM header should be placed in ROM address 20h through 3Fh, as seen from the
SA-110.
4-6
ROM Address [23:2]
ROM Address [1]
A[23:2]
A[29]
0, A[23:3]
A[2]
00, A[23:4]
A[3]
Description
Controlled by the 21285 depending upon the ROM width (refer to Sections 4.2.2
and 4.2.3).
Same value that was driven by the SA-110.
Initial value as driven by the SA-110. For cache line fills, subsequent values are
generated by the 21285.
Driven, but not defined.
.
ROM Address [0]
A[28]
A[29]
A[2]
Table 4-6
shows how the ROM
21285 Core Logic for SA-110 Datasheet