21285-AB

Manufacturer Part Number21285-AB
DescriptionMicroprocessor, 21285 Core Logic For SA-110 Microprocessor
ManufacturerIntel Corporation
21285-AB datasheet
 


Specifications of 21285-AB

CaseBGADc99+/00+
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
Page 64/159:

Blank ROM Programming

Download datasheet (780Kb)Embed
PrevNext
SDRAM and ROM Operation
All ROM address, data, and control signals are controlled synchronously to fclk_in.
The ROM read timing is as follows:
At the start of the cycle, the address is driven and rom_ce_l is asserted.
After one fclk_in cycle, rom_oe_l is asserted (this signal is driven on A[30]).
After a further ROM access time fclk_in cycle, the ROM data is latched, rom_oe_l negates,
and the address changes.
If another read is required (either to pack a Dword or to fulfill an SA-110 cache line fill), then
the new address remains valid for ROM burst time fclk_in cycles and rom_oe_l is reasserted
after one fclk_in cycle. This means that rom_oe_l is negated for the first fclk_in cycle of the
access. This is a deliberate policy to provide compatibility with some designs of the ROM
emulator.
When the final read has been completed, there is a delay of ROM tristate time fclk_in cycles
before another device is enabled onto the D bus. This feature allows ROMs with slow data
turn-off times to be accommodated.
The ROM write timing is as follows:
At the start of the cycle, the address and data are driven and rom_ce_l is asserted.
After two fclk_in cycles, rom_we_l is asserted (this signal is driven on A[31]).
After the address has been valid for a total of 1 + ROM access time fclk_in cycles, rom_we_l
is negated.
After a further fclk_in cycle, rom_ce_l negates and the address and data go invalid.
The ROM tristate time delay is imposed after ROM writes, but serves no useful purpose.
4.2.5

Blank ROM Programming

The 21285 has a mode that allows programming of blank Flash ROMs in place on a circuit board.
This mode is enabled if both ma[6] and pci_cfn are 0 when the 21285 is reset. When this mode is
enabled:
nRESET is asserted by the 21285 to keep the SA-110 in reset state. (This is necessary since
there may be no code in the ROM yet.)
The initialize complete bit [0] in the SA-110 control register is set internally by the 21285.
This allows the 21285 to complete type 0 configuration accesses.
The expansion ROM base address mask is reset to 00F00000h (this is the normal default)
causing the expansion ROM base address to request 16MB. This is the largest size ROM
address space.
The SDRAM base address mask is reset to 00FC0000h causing the SDRAM base address to
request 16MB. This guarantees that there will be a 16MB address region allocated in PCI
address space, but not used by the device. Flash programming software can reallocate that
space to the ROM when the BIOS has not allocated any address space to the ROM.
The normal PCI configuration software running on the host processor can load both the
expansion ROM base address register and the command register, allowing the 21285 to
respond to PCI memory cycles. The host processor can then perform normal ROM writes.
4-8
21285 Core Logic for SA-110 Datasheet