21285-AB

Manufacturer Part Number21285-AB
DescriptionMicroprocessor, 21285 Core Logic For SA-110 Microprocessor
ManufacturerIntel Corporation
21285-AB datasheet
 

Specifications of 21285-AB

CaseBGADc99+/00+
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
85
Page 85
86
Page 86
87
Page 87
88
Page 88
89
Page 89
90
Page 90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
Page 87/159:

RXSTAT Offset

Download datasheet (780Kb)Embed
PrevNext
6.6.2
RXSTAT—Offset 164h
Reading from the RXSTAT provides the error status associated with the data received on
UARTDR. Flags in this register indicate error conditions, such as overrun, framing, and parity
errors, which occurred during the unpacking of a received frame. Each entry in the receive FIFO
contains two error bits that correspond to the data stored within the same FIFO entry. The parity
error bit is set when parity is enabled (PE = 1) and the parity type programmed using OES does not
correspond to the parity check of the incoming serial data stream that is calculated by the receive
logic. The parity error bit is set when the expected parity does not match the received parity. The
framing error bit is set when the stop bit, within a frame of incoming serial data, is a zero instead of
a one.
Dword Bit
Name
0
Frame error
1
Parity error
2
Overrun
error
31:3
Note: The received data must be read first (UARTDR) followed by the status error associated with the
data (RXSTAT). This read sequence cannot be reversed.
21285 Core Logic for SA-110 Datasheet
R/W
Description
R
This bit is set if a framing error (FE) occurred.
R
This bit is set if a parity error (PER) occurred.
R
The overrun error (ORE) bit is set if more data is received by the UART
when the FIFO is full. (It is cleared by reading the UARTDR register.)
R
Read only as 0.
Functional Units
6-15