MSM82C59A-2RS Oki Semiconductor, MSM82C59A-2RS Datasheet
MSM82C59A-2RS
Available stocks
Related parts for MSM82C59A-2RS
MSM82C59A-2RS Summary of contents
Page 1
... Maskable interrupt • Automatically generated CALL code (85 mode) • TTL compatible • 28-pin Plastic DIP (DIP28-P-600-2.54): (Product name: MSM82C59A-2RS) • 28-pin Plastic QFJ (QFJ28-P-S450-1.27): (Product name: MSM82C59A-2JS) • 32-pin Plastic SSOP (SSOP32-P-430-1.00-K): (Product name: MSM82C59A-2GS-K) This version: Jan. 1998 MSM82C59A-2RS/GS/JS Previous version: Aug ...
Page 2
... Read/ WR Write Logic CAS 0 Cascade CAS Buffer/ 1 Comparator CAS 2 SP/EN MSM82C59A-2 Internal Block Diagram INTA INT Control Logic In- Interrupt Priority Service Resolver Register (ISR) Interrupt Mask Register (IMR) Internal Bus (8 bits) MSM82C59A-2RS/GS/ Request Register (IRR 2/28 ...
Page 3
... INT 14 CAS 0 SP/ CAS 1 15 CAS 2 GND 16 28 pin Plastic QFJ MSM82C59A-2RS/GS/ INTA ...
Page 4
... OL = –2 –100 mA OH £ £ 4 5 OUT –40°C - +85° CC V MSM82C59A-2RS/GS/JS Rating Unit –0 +0.5 CC +0.5 CC –55 - +150 0.7 0.9 Unit °C Unit Typ. Max. 5 5.5 V +25 +85 °C — +0 — ...
Page 5
... Input V +0 1.5V V –0 Test Point A. C. Testing: All input signals must switch between C1 100 MSM82C59A-2RS/GS/ –40°C - +85° ± 10% CC TEST Conditions Unit ns Read INTA timing ns — — Write timing ns — INTA sequence — ...
Page 6
... Semiconductor TIMING CHART Write Timing WR CS Address Bus A 0 Data Bus Read/INTA Timing RD/INTA EN CS Address Bus A 0 Data Bus Other Timing RD/INTA WR RD/INTA/WR RD/INTA/WR MSM82C59A-2RS/GS/JS t WLWH t t AHWL WHAX t DVWH t RLRH t t RLEL t AHRL t RLDV t AHDV t RHRL t WHWL t CHCL ...
Page 7
... Semiconductor INTA Sequence (85 mode JLJH INT INTA Data Bus CAS Address Bus INTA Sequence (86 mode) IR INT INTA Data Bus CAS Address Bus t JHIH t CVIAL t CVDV t IALCV MSM82C59A-2RS/GS/JS 7/28 ...
Page 8
... Request Input 0 7 Input MSM82C59A-2RS/GS/JS Function This 3-state 8-bit bidirectional data bus is used in reading status registers and writing command words through the RD/WR signal from the CPU, and also in reading the CALL instruction code by the INTA signal from the CPU. Data transfer with the CPU is enabled by RD/WR when this pin is at low level ...
Page 9
... Data Bus Æ OCW2 Data Bus Æ OCW3 0 0 Data Bus Æ 1CW1 0 Data Bus Æ OCW1, ICW2, ICW3, ICW4 0 Data Bus Set to High Impedance (when INTA = 1) 1 ¥ Combinations Prohibited MSM82C59A-2RS/GS/JS INTA INT Opearation Read Read Write Write ...
Page 10
... ID output to the slave where an interrupt has been applied. Furthermore, the selected slave sends the preprogrammed subroutine address onto the data bus during next one or two INTA pulses from the CPU. thru IR ) becomes high, and the corresponding IRR 0 7 MSM82C59A-2RS/GS/JS thru CAS ) 0 2 10/28 ...
Page 11
... inserted. And if A and A 6 automatically inserted. Contents of the second interrupt vector byte are programmed at an address interval MSM82C59A-2RS/GS/ are automatically 11/28 are ...
Page 12
... Contents of the Third Interrupt Vector Byte MSM82C59A-2RS/GS/ ...
Page 13
... ICW1 ICW2 In Cascade Mode? Yes (SNGL = 0) ICW3 Is ICW4 needed? Yes (IC4 = 1) ICW4 Interrupt request reception preparations completed Initialization Sequence MSM82C59A-2RS/GS/ ...
Page 14
... When the interval thru A are inserted automatically by the 0 5 thru A are programmed externally thru T are inserted in the 5 most significant bits of the vector 3 7 thru A are ignored, and the ADI (address 0 10 MSM82C59A-2RS/GS/JS thru A ). When the routine 0 15 14/28 ...
Page 15
... If buffered mode is selected, the MSM82C59A-2 is programmed as the master when M and as a slave when M M/S is ignored, however, when BUF = 0. AEOI: Automatic End Of Interrupt mode is programmed by AEOI = 1. mPM: (Microprocessor mode) The MSM82C59A-2 is set to 85 system operation when mPM = 0, and to 86 system operation when mPM = 1. MSM82C59A-2RS/GS/JS 15/28 ...
Page 16
... SFNM BUF M/S AEOI 0 ¥ Non-buffered mode 1 0 Buffered mode (slave) Buffered mode (master MSM82C59A-2RS/GS/ IC4 1: ICW4 required 0: ICW4 not required 1: Single 0: Cascade CALL address interval 1: Interval = 4 0: Interval = 8 1: Level triggered mode 0: Edge triggered mode Interrupt vector address A ...
Page 17
... ESMM: This enables the Special Mask Mode. The special mask mode can be set and reset by the SMM bit when ESMM = 1. The SMM bit is ignored when ESMM = 0. SMM: (Special Mask Mode) The MSM82C59A-2 is set to Special Mask Mode when ESMM = 1 and SMM = 1, and is returned to normal mask mode when ESMM = 1 and SMM = 0. SMM is ignored when ESMM = 0. MSM82C59A-2RS/GS/JS 17/28 ...
Page 18
... Rotate in automatic EOI mode (Clear) 0 Rotate on specific EOI command (NOTE) 1 Set priority comand (NOTE operation SMM MSM82C59A-2RS/GS/ Intterupt Mask 1: Mask set 0: Mask reset Active IR Level ...
Page 19
... At worst, therefore, a particular interrupt request device may have to wait for seven other devices to be serviced at least once each. There are two methods for Automatic Rotation using OCW2 - Rotation on Non-Specific EOI command, and Rotation in Automatic EOI mode. MSM82C59A-2RS/GS/JS 19/28 ...
Page 20
... IS7 IS6 IS5 IS4 IS3 IS2 IS1 IS0 Lowest Highest IS7 IS6 IS5 IS4 IS3 IS2 IS1 IS0 Highest Lowest MSM82C59A-2RS/GS/JS 20/28 ...
Page 21
... This mode is useful when there is a command routine for a number of levels, and the INTA sequence is not required. ROM space can thus be saved Binary coded highest priority level of service being requested. 1: Set to "1" when there is an interrupt. MSM82C59A-2RS/GS/ 21/28 ...
Page 22
... When the IR7 is required for other purposes, the default IR7 can be detected by reading the ISR. Although correct IR7 interrupts involve setting of the corresponding ISR bit, the default IR7 is not set. No (IR noise detection) MSM82C59A-2RS/GS/ (OCW1). 0 IR7 routine IS7=1? Yes IR7 service ...
Page 23
... Each MSM82C59A-2 requires an address decoder to activate the respective chip select (CS) inputs. Since the cascade line is normally kept at low level, note that slaves must be connected to the master IR only after all slaves have been connected to the other IRs. 0 MSM82C59A-2RS/GS/JS 23/28 ...
Page 24
... Cascade Bus CS A INTA CAS - MSM82C59A SP/EN INT (Slave GND Interrupt Requests MSM82C59A-2 Cascade Connections MSM82C59A-2RS/GS/ INTA CAS - MSM82C59A SP/EN INT (Master ...
Page 25
... S 7 INTm MSM82C59A-2 Master INTs INT INTA Fig. 1 System Configuration Fig. 2 Bug Operation Timing Chart Fig. 3 Normal Operation Timing Chart MSM82C59A-2RS/GS/JS MSM82C59A-2 Slave INT INTA TILIH (TJLJH) does not satisfy the spec. INT is not accepted ...
Page 26
... Therefore, before you perform reflow mounting, contact Oki’s responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times). MSM82C59A-2RS/GS/JS (Unit : mm) Package material Epoxy resin ...
Page 27
... Therefore, before you perform reflow mounting, contact Oki’s responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times). MSM82C59A-2RS/GS/JS (Unit : mm) Package material Epoxy resin ...
Page 28
... Therefore, before you perform reflow mounting, contact Oki’s responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times). MSM82C59A-2RS/GS/JS (Unit : mm) Package material Epoxy resin ...