AM29DL164DB70VRF Meet Spansion Inc., AM29DL164DB70VRF Datasheet

no-image

AM29DL164DB70VRF

Manufacturer Part Number
AM29DL164DB70VRF
Description
Manufacturer
Meet Spansion Inc.
Datasheet
The following document contains information on Spansion memory products. Although the document
is marked with the name of the company that originally developed the specification, Spansion will
continue to offer these products to existing customers.
Continuity of Specifications
There is no change to this data sheet as a result of offering the device as a Spansion product. Any
changes that have been made are the result of normal data sheet improvement and are noted in the
document revision summary, where supported. Future routine revisions will occur when appropriate,
and changes will be noted in a revision summary.
Continuity of Ordering Part Numbers
Spansion continues to support existing part numbers beginning with “Am” and “MBM”. To order these
products, please use only the Ordering Part Numbers listed in this document.
For More Information
Please contact your local sales office for additional information about Spansion memory solutions.
Am29DL16xD
Data Sheet
Publication Number 21533 Revision E
Amendment 5 Issue Date December 1, 2006

Related parts for AM29DL164DB70VRF

AM29DL164DB70VRF Summary of contents

Page 1

Am29DL16xD Data Sheet The following document contains information on Spansion memory products. Although the document is marked with the name of the company that originally developed the specification, Spansion will continue to offer these products to existing customers. Continuity of ...

Page 2

THIS PAGE LEFT INTENTIONALLY BLANK. ...

Page 3

DATA SHEET Am29DL16xD 16 Megabit ( 8-Bit 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory DISTINCTIVE CHARACTERISTICS ARCHITECTURAL ADVANTAGES ■ Simultaneous Read/Write operations — Data can be continuously read from one bank while executing erase/program functions ...

Page 4

GENERAL DESCRIPTION The Am29DL16xD family consists of 16 megabit, 3.0 volt-only flash memory devices, organized as 1,048,576 words of 16 bits each or 2,097,152 bytes of 8 bits each. Word mode data appears on DQ0–DQ15; byte mode data appears on ...

Page 5

TABLE OF CONTENTS Product Selector Guide . . . . . . . . . . . . . . . . . . . . . 6 Block Diagram . . . . . . . . . . ...

Page 6

PRODUCT SELECTOR GUIDE Part Number Speed Option Standard Voltage Range: V Max Access Time (ns) CE# Access (ns) OE# Access (ns) BLOCK DIAGRAM A0–A19 RY/BY# A0–A19 RESET# STATE CONTROL WE# & CE# COMMAND BYTE# REGISTER WP#/ACC ...

Page 7

CONNECTION DIAGRAMS A15 1 A14 2 3 A13 A12 4 A11 5 A10 A19 WE# 11 RESET WP#/ACC 14 RY/BY A18 A17 ...

Page 8

CONNECTION DIAGRAMS A13 A12 WE# RESET RY/BY# WP#/ACC A17 ...

Page 9

A6 B6 A13 A12 WE# RESET RY/BY# WP#/ACC A17 Special Package Handling Instructions Special handling is required for Flash Memory prod- ucts in molded packages ...

Page 10

PIN DESCRIPTION A0–A19 = 20 Addresses DQ0–DQ14 = 15 Data Inputs/Outputs DQ15/A-1 = DQ15 (Data Input/Output, word mode), A-1 (LSB Address Input, byte mode) CE# = Chip Enable OE# = Output Enable WE# = Write Enable WP#/ACC = Hardware Write ...

Page 11

ORDERING INFORMATION Standard Products AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the following: Am29DL16xD DEVICE NUMBER/DESCRIPTION Am29DL16xD 16 Megabit (2 M ...

Page 12

DEVICE BUS OPERATIONS This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory loca- tion. The register is a latch ...

Page 13

Each bank remains enabled for read access until the command register contents are altered. See “Requirements for Reading Array Data” for more information. Refer to the ...

Page 14

The automatic sleep mode is independent of the CE#, WE#, and OE# control signals. Standard ad tim ovi ...

Page 15

Table 3. Sector Addresses for Top Boot Sector Devices Sector Address Sector SA0 SA1 SA2 SA3 SA4 SA5 SA6 SA7 SA8 SA9 SA10 SA11 SA12 SA13 SA14 SA15 SA16 SA17 SA18 SA19 SA20 SA21 SA22 SA23 SA24 SA25 SA26 SA27 ...

Page 16

Table 5. Sector Addresses for Bottom Boot Sector Devices Sector Address Sector SA0 SA1 SA2 SA3 SA4 SA5 SA6 SA7 SA8 SA9 SA10 SA11 SA12 SA13 SA14 SA15 SA16 SA17 SA18 SA19 SA20 SA21 SA22 SA23 SA24 SA25 SA26 SA27 ...

Page 17

Autoselect Mode The autoselect mode provides manufacturer and de- vice identification, and sector protection verification, through identifier codes output on DQ7–DQ0. This mode is primarily intended for programming equip ...

Page 18

Sector/Sector Block Protection and Unprotection (Note: For the following discussion, the term “sector” applies to both sectors and sector blocks. A sector block consists of two or more adjacent sectors that are protected or unprotected at the same time (see ...

Page 19

AMD’s ExpressFlash™ Service. Contact an AMD representative for details possible to determine whether a sector is pro- tected or unprotected. See the Autoselect Mode section for details. Write Protect (WP#) The Write Protect function provides a hardware ...

Page 20

START PLSCNT = 1 RESET Wait 1 μs No First Write Temporary Sector Cycle = 60h? Unprotect Mode Yes Set up sector address Sector Protect: Write 60h to sector address with ...

Page 21

Secured Silicon Sector Flash Memory Region The Secured Silicon Sector feature provides a Flash memory region that enables permanent part identifica- tion through an Electronic Serial Number (ESN). The Secured Silicon Sector uses an Indicator Bit (DQ7) to indicate whether ...

Page 22

Table 14 for com- mand definitions). In addition, the following hardware data protection measures prevent accidental erasure or programming, which might otherwise be caused by spurious system level signals during V and power-down transitions, or ...

Page 23

Addresses Addresses (Word Mode) (Byte Mode) 1Bh 36h 1Ch 38h 1Dh 3Ah 1Eh 3Ch 1Fh 3Eh 20h 40h 21h 42h 22h 44h 23h 46h 24h 48h 25h 4Ah 26h 4Ch Addresses Addresses (Word Mode) (Byte Mode) 27h 4Eh 28h 50h ...

Page 24

Table 13. Primary Vendor-Specific Extended Query Addresses Addresses (Word Mode) (Byte Mode) 40h 80h 41h 82h 42h 84h 43h 86h 44h 88h 45h 8Ah 46h 8Ch 47h 8Eh 48h 90h 49h 92h 4Ah 94h 4Bh 96h 4Ch 98h 4Dh 9Ah ...

Page 25

COMMAND DEFINITIONS Writing specific address and data commands or se- quences into the command register initiates device operations. Table 14 defines the valid register com- mand sequences. Writing incorrect address and data values or writing them in the improper se- ...

Page 26

Enter Secured Silicon™ Sector/Exit Secured Silicon Sector Command Sequence The system can access the Secured Silicon Sector re- gion by issuing the three-cycle Enter Secured Silicon Sector command sequence. The device continues to access the Secured Silicon Sector region until ...

Page 27

Write Program Command Sequence Data Poll from System Embedded Program algorithm in progress Verify Data? No Increment Address Last Address? Programming Completed Note: See Table 14 for program command sequence. Figure 3. Program Operation Chip Erase Command Sequence Chip erase ...

Page 28

Write Operation Status section for information on these status bits. Once the sector erase operation has begun, only the Erase Suspend command is valid. All other com- mands are ignored. However, note that a hardware reset immediately terminates ...

Page 29

Command Definitions Table 14. Am29DL16xD Command Definitions Command Sequence (Note 1) Addr Read (Note 6) 1 Reset (Note 7) 1 XXX Word 555 Manufacturer ID 4 Byte AAA Word 555 Device ID 4 Byte AAA Secured Silicon™ Word 555 Factory ...

Page 30

WRITE OPERATION STATUS The device provides several bits to determine the sta- tus of a program or erase operation: DQ2, DQ3, DQ5, DQ6, and DQ7. Table 15 and the following subsec- tions describe the function of these bits. DQ7 and ...

Page 31

RY/BY#: Ready/Busy# The RY/BY dedicated, open-drain output pin which indicates whether an Embedded Algorithm is in progress or complete. The RY/BY# status is valid after the rising edge of the final WE# pulse in the command sequence. Since ...

Page 32

DQ2: Toggle Bit II The “Toggle Bit II” on DQ2, when used with DQ6, indi- cates whether a particular sector is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector is erase-suspended. Toggle Bit ...

Page 33

Status Embedded Program Algorithm Standard Mode Embedded Erase Algorithm Erase Suspended Sector Erase-Suspend- Erase Read Suspend Non-Erase Mode Suspended Sector Erase-Suspend-Program Notes: 1. DQ5 switches to ‘1’ when an Embedded Program or Embedded Erase operation has exceeded the maximum timing ...

Page 34

ABSOLUTE MAXIMUM RATINGS Storage Temperature Plastic Packages . . . . . . . . . . . . . . . –65°C to +150°C Ambient Temperature with Power Applied ...

Page 35

DC CHARACTERISTICS CMOS Compatible Parameter Symbol Parameter Description I Input Load Current Input Load Current LIT I Output Leakage Current LO V Active Read Current CC I CC1 (Notes Active Write Current (Notes ...

Page 36

DC CHARACTERISTICS Zero-Power Flash 500 1000 Note: Addresses are switching at 1 MHz Figure 9. I Current vs. Time (Showing Active and Automatic Sleep Currents) CC1 ...

Page 37

TEST CONDITIONS Device Under Test C 6.2 kΩ L Note: Diodes are IN3064 or equivalent Figure 11. Test Setup Key To Switching Waveforms WAVEFORM Don’t Care, Any Change Permitted 3.0 V 1.5 V Input 0.0 V Figure 12. Input Waveforms ...

Page 38

AC CHARACTERISTICS Read-Only Operations Parameter JEDEC Std Description t t Read Cycle Time (Note 1) AVAV Address to Output Delay AVQV ACC t t Chip Enable to Output Delay ELQV Output Enable to Output ...

Page 39

AC CHARACTERISTICS Hardware Reset (RESET#) Parameter JEDEC Std RESET# Pin Low (During Embedded Algorithms) t Ready to Read Mode (See Note) RESET# Pin Low (NOT During Embedded t Ready Algorithms) to Read Mode (See Note) t RESET# Pulse Width RP ...

Page 40

AC CHARACTERISTICS Word/Byte Configuration (BYTE#) Parameter JEDEC Std Description t t CE# to BYTE# Switching Low or High ELFL/ ELFH t BYTE# Switching Low to Output HIGH Z FLQZ t BYTE# Switching High to Output Active FHQV CE# OE# BYTE# ...

Page 41

AC CHARACTERISTICS Erase and Program Operations Parameter JEDEC Std Description t t Write Cycle Time (Note 1) AVAV Address Setup Time AVWL AS Address Setup Time to OE# low during toggle bit t ASO polling t t ...

Page 42

AC CHARACTERISTICS Program Command Sequence (last two cycles Addresses 555h CE# OE# WE Data RY/BY VCS Notes program address program data Illustration shows device in word ...

Page 43

AC CHARACTERISTICS Erase Command Sequence (last two cycles Addresses 2AAh CE Data 55h RY/BY# t VCS V CC Notes sector address (for Sector Erase Valid ...

Page 44

AC CHARACTERISTICS t WC Valid PA Addresses t AH CE# OE WE# t WPH Valid Data In WE# Controlled Write Cycle Figure 20. Back-to-back Read/Write Cycle Timings t RC Addresses VA t ACC t ...

Page 45

AC CHARACTERISTICS Addresses CE# t OEH WE# OE Valid Data DQ6/DQ2 RY/BY# Note Valid address; not required for DQ6. Illustration shows first two status cycle after command sequence, last status read cycle, and array data read ...

Page 46

AC CHARACTERISTICS Temporary Sector/Sector Block Unprotect Parameter JEDEC Std Description t V Rise and Fall Time (See Note) VIDR Rise and Fall Time (See Note) VHH HH RESET# Setup Time for Temporary t RSP Sector/Sector Block Unprotect ...

Page 47

AC CHARACTERISTICS RESET# SA, A6, A1, A0 Sector/Sector Block Protect or Unprotect Data 60h 1 µs CE# WE# OE# * For sector protect For sector unprotect, A6 ...

Page 48

AC CHARACTERISTICS Alternate CE# Controlled Erase and Program Operations Parameter JEDEC Std Description t t Write Cycle Time (Note 1) AVAV Address Setup Time AVWL Address Hold Time ELAX Data Setup ...

Page 49

AC CHARACTERISTICS 555 for program 2AA for erase Addresses WE# OE# CE Data t RH RESET# RY/BY# Notes: 1. Figure indicates last two bus cycles of a program or erase operation ...

Page 50

ERASE AND PROGRAMMING PERFORMANCE Parameter Sector Erase Time Chip Erase Time Byte Program Time Word Program Time Accelerated Byte/Word Program Time Byte Mode Chip Program Time (Note 3) Word Mode Notes: 1. Typical program and erase times assume the following ...

Page 51

PHYSICAL DIMENSIONS FBC048—48-Ball Fine-Pitch Ball Grid Array package December 1, 2006 21533E5 Am29DL16xD Dwg rev AF; 10/99 53 ...

Page 52

PHYSICAL DIMENSIONS LAA064—64-Ball Fortified Ball Grid Array package Am29DL16xD 21533E5 December 1, 2006 ...

Page 53

PHYSICAL DIMENSIONS TS 048—48-Pin Standard TSOP December 1, 2006 21533E5 Am29DL16xD Dwg rev AA; 10/99 55 ...

Page 54

PHYSICAL DIMENSIONS VBF048—48-Ball Very Thin Profile Fine-Pitch Ball Grid Array Am29DL16xD 21533E5 December 1, 2006 ...

Page 55

REVISION SUMMARY Revision A (September 1998) Initial release. Revision B (October 1998) Global Deleted the 90R and 120R speed options. Expanded the full voltage range to 2.7–3.6 V. Distinctive Characteristics Added 125°C to 20-year data retention bullet. Connection Diagrams Changed ...

Page 56

Revision D (February 22, 2000) Global The Am29DL16x family has migrated to a new 0.23 µm process technology, which is indicated by a “D” in the ordering part number. All references in this docu- ment have been changed to reflect ...

Page 57

Revision (February 14, 2003) Global Added VBF048 package, Very Thin Profile Fine Pitch Ball Grid Array, to Distinctive Characteristics, General Description, Ordering Information, Connection Dia- grams, and Physical Dimensions sections. Revision E+3 (February 25, 2004) AC Characteristics ...

Related keywords