IS62C1024-45Q INTEGRATED CIRCUIT SOLUTION, IS62C1024-45Q Datasheet

no-image

IS62C1024-45Q

Manufacturer Part Number
IS62C1024-45Q
Description
45ns; 5V; 128K x 8 high-speed CMOS static RAM
Manufacturer
INTEGRATED CIRCUIT SOLUTION
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IS62C1024-45Q
Manufacturer:
ISSI
Quantity:
2 148
ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors
which may appear in this publication. © Copyright 2000, Integrated Circuit Solution Inc.
IS62C1024
IS62C1024
128K x 8 HIGH-SPEED CMOS STATIC RAM
FEATURES
• High-speed access time: 35, 45, 55, 70 ns
• Low active power: 450 mW (typical)
• Low standby power: 500 µW (typical) CMOS
• Output Enable (OE) and two Chip Enable
• Fully static operation: no clock or refresh
• TTL compatible inputs and outputs
• Single 5V (±10%) power supply
Integrated Circuit Solution Inc.
SR016-0B
standby
(CE1 and CE2) inputs for ease in applications
required
FUNCTIONAL BLOCK DIAGRAM
I/O0-I/O7
A0-A16
VCC
GND
CE1
CE2
OE
WE
DECODER
CIRCUIT
CONTROL
CIRCUIT
DATA
I/O
DESCRIPTION
The
CMOS static RAM. It is fabricated using
performance CMOS technology. This highly reliable process
coupled with innovative circuit design techniques, yields higher
performance and low power consumption devices.
When CE1 is HIGH or CE2 is LOW (deselected), the device
assumes a standby mode at which the power dissipation can
be reduced by using CMOS input levels.
Easy memory expansion is provided by using two Chip Enable
inputs, CE1 and CE2. The active LOW Write Enable (WE)
controls both writing and reading of the memory.
The IS62C1024 is available in 32-pin 600mil DIP, 450mil SOP
and 8*20mm TSOP-1 packages.
ICSI
IS62C1024 is a low power,131,072-word by 8-bit
MEMORY ARRAY
COLUMN I/O
512 x 2048
ICSI
's high-
1

Related parts for IS62C1024-45Q

IS62C1024-45Q Summary of contents

Page 1

... CMOS input levels. Easy memory expansion is provided by using two Chip Enable inputs, CE1 and CE2. The active LOW Write Enable (WE) controls both writing and reading of the memory. The IS62C1024 is available in 32-pin 600mil DIP, 450mil SOP and 8*20mm TSOP-1 packages. DECODER MEMORY ARRAY ...

Page 2

... IS62C1024 PIN CONFIGURATION 32-Pin SOP and DIP VCC A16 2 31 A15 A14 3 30 CE2 A12 A13 A11 A10 CE1 I/O7 I/ I/O6 I/ I/O5 I/ I/O4 GND 16 17 I/O3 PIN DESCRIPTIONS A0-A16 ...

Page 3

... IS62C1024 ABSOLUTE MAXIMUM RATINGS Symbol Parameter V Terminal Voltage with Respect to GND TERM T Temperature Under Bias BIAS T Storage Temperature STG P Power Dissipation Output Current (LOW) OUT Notes: 1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied ...

Page 4

... IS62C1024 READ CYCLE SWITCHING CHARACTERISTICS Symbol Parameter t Read Cycle Time RC t Address Access Time AA t Output Hold Time OHA CE1 Access Time t 1 ACE t CE2 Access Time ACE 2 OE Access Time t DOE OE to Low-Z Output (2) t LZOE OE to High-Z Output (2) t HZOE ...

Page 5

... IS62C1024 AC WAVEFORMS READ CYCLE NO. 1 (1,2) ADDRESS D OUT PREVIOUS DATA VALID READ CYCLE NO. 2 (1,3) ADDRESS LZCE HIGH-Z D OUT Notes HIGH for a Read Cycle. 2. The device is continuously selected. OE, CE1 = V 3. Address is valid prior to or coincident with CE1 LOW and CE2 HIGH transitions. ...

Page 6

... IS62C1024 WRITE CYCLE SWITCHING CHARACTERISTICS Power) Symbol Parameter t Write Cycle Time WC CE1 to Write End t SCE 1 t CE2 to Write End 2 SCE t Address Setup Time to Write End AW t Address Hold from Write End HA t Address Setup Time SA WE Pulse Width (4) t PWE t Data Setup to Write End ...

Page 7

... IS62C1024 CE1 CE1 WRITE CYCLE NO. 2 (CE1 CE1 CE1, CE2 Controlled) ADDRESS OE CE LOW DATA UNDEFINED OUT D IN Notes: 1. The internal write time is defined by the overlap of CE1 LOW, CE2 HIGH and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write ...

Page 8

... ORDERING INFORMATION Industrial Range: –40°C to +85°C Speed (ns) Order Part No. Package 35 IS62C1024-35WI 600mil DIP 35 IS62C1024-35QI 450mil SOP 35 IS62C1024-35TI 8*20mm TSOP-1 45 IS62C1024-45WI 600mil DIP 45 IS62C1024-45QI 450mil SOP 45 IS62C1024-45TI 8*20mm TSOP-1 55 IS62C1024-55WI 600mil DIP 55 IS62C1024-55QI 450mil SOP 55 IS62C1024-55TI 8*20mm TSOP-1 70 IS62C1024-70WI 600mil DIP 70 ...

Related keywords