WM9711 Wolfson Microelectronics plc, WM9711 Datasheet

no-image

WM9711

Manufacturer Part Number
WM9711
Description
Manufacturer
Wolfson Microelectronics plc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
WM9711
Manufacturer:
WM
Quantity:
20 000
Part Number:
WM9711G
Manufacturer:
WM
Quantity:
20 000
Part Number:
WM9711G
Manufacturer:
WOLFSON
Quantity:
500
Part Number:
WM9711G65AEGR3
Quantity:
142
Part Number:
WM9711GEFL
Manufacturer:
WM
Quantity:
100
Company:
Part Number:
WM9711GEFL
Quantity:
200
Part Number:
WM9711LEFL/RV
Manufacturer:
ESS
Quantity:
128
Part Number:
WM9711LEFL/RV
Manufacturer:
WM
Quantity:
20 000
Part Number:
WM9711LEFL/V
Manufacturer:
WOLFSON
Quantity:
12 480
Part Number:
WM9711LEFL/V
Manufacturer:
WOLFSON
Quantity:
2 110
Part Number:
WM9711LEFT/V
Manufacturer:
WOLFSON
Quantity:
20 000
Part Number:
WM9711LGEFL
Manufacturer:
TDK
Quantity:
24
Part Number:
WM9711LGEFL
Manufacturer:
WOLFSON
Quantity:
20 000
Part Number:
WM9711LGEFL
Manufacturer:
WOLFSON
Quantity:
182
Part Number:
WM9711LGEFL
Manufacturer:
WOLFSON
Quantity:
500
Part Number:
WM9711LGEFL/RV
Manufacturer:
PULSE
Quantity:
246
w
DESCRIPTION
The WM9711L is a highly integrated input / output device
designed for mobile computing and communications. The
device can connect directly to mono or stereo microphones,
stereo headphones and a mono speaker, reducing total
component count in the system. Additionally, phone input
and output pins are provided for seamless integration with
wireless communication devices.
The WM9711L also offers five GPIO pins for interfacing to
buttons or other digital devices. To monitor the battery
voltage in portable systems, the WM9711L has two
uncommitted comparator inputs.
All device functions are accessed and controlled through a
single AC-Link interface compliant with the AC’97 standard.
Additionally, the WM9711L can generate interrupts to
indicate low battery, dead battery, thermal cut-out and GPIO
conditions.
The WM9711L operates at supply voltages from 1.8 to 3.6
Volts. Each section of the chip can be powered down under
software control to save power. The device is available in a
small leadless 7x7mm QFN package, ideal for use in hand-
held portable systems, or in the industry standard 48-pin
TQFP package.
BLOCK DIAGRAM
WOLFSON MICROELECTRONICS plc
www.wolfsonmicro.com
Low Power Audio CODEC for Portable Applications
FEATURES
APPLICATIONS
AC’97 Rev 2.2 compatible stereo codec
On-chip 45mW headphone driver
On-chip 400mW mono speaker driver
Stereo, mono or differential microphone input
Auxiliary mono DAC (ring tone or DC level generation)
Seamless interface to wireless chipset
Up to 5 GPIO pins
2 comparator inputs for battery monitoring
1.8V to 3.6V supplies
7x7mm QFN or 48-pin TQFP package options
Personal Digital Assistants (PDA)
Smartphones
Handheld and Tablet Computers
- DAC SNR 94dB, THD –87dB
- ADC SNR 92dB, THD –87dB
- Variable Rate Audio, supports all WinCE sample rates
- Tone Control, Bass Boost and 3D Enhancement
- Automatic Level Control (ALC)
Copyright
Production Data, April 2004, Rev 4.1
2004 Wolfson Microelectronics plc
WM9711L

Related parts for WM9711

WM9711 Summary of contents

Page 1

... Low Power Audio CODEC for Portable Applications DESCRIPTION The WM9711L is a highly integrated input / output device designed for mobile computing and communications. The device can connect directly to mono or stereo microphones, stereo headphones and a mono speaker, reducing total component count in the system. Additionally, phone input and output pins are provided for seamless integration with wireless communication devices ...

Page 2

... WM9711L DESCRIPTION .......................................................................................................1 FEATURES.............................................................................................................1 APPLICATIONS .....................................................................................................1 BLOCK DIAGRAM .................................................................................................1 TABLE OF CONTENTS .........................................................................................2 PIN CONFIGURATION...........................................................................................4 ORDERING INFORMATION ..................................................................................4 PIN DESCRIPTION ................................................................................................5 ABSOLUTE MAXIMUM RATINGS.........................................................................6 RECOMMENDED OPERATING CONDITIONS .....................................................6 ELECTRICAL CHARACTERISTICS ......................................................................7 AUDIO OUTPUTS.......................................................................................................... 7 AUDIO INPUTS.............................................................................................................. 8 AUXILIARY MONO DAC (AUXDAC).............................................................................. 8 COMPARATORS ........................................................................................................... 8 REFERENCE VOLTAGES ............................................................................................. 9 DIGITAL INTERFACE CHARACTERISTICS.................................................................. 9 HEADPHONE / SPEAKER OUTPUT THD VERSUS POWER ..................................... 10 POWER CONSUMPTION ...

Page 3

... AC-COUPLED HEADPHONE OUTPUT....................................................................... 61 DC COUPLED (CAPLESS) HEADPHONE OUTPUT ................................................... 61 BTL SPEAKER OUTPUT ............................................................................................. 62 COMBINED HEADSET / BTL EAR SPEAKER............................................................. 62 COMBINED HEADSET / SINGLE-ENDED EAR SPEAKER......................................... 62 JACK INSERT DETECTION ........................................................................................ 63 HOOKSWITCH DETECTION....................................................................................... 63 PACKAGE DRAWING - QFN ...............................................................................64 PACKAGE DRAWING – TQFP ............................................................................65 IMPORTANT NOTICE ..........................................................................................66 ADDRESS:................................................................................................................... 66 w WM9711L PD Rev 4.1 April 2004 3 ...

Page 4

... PIN CONFIGURATION ORDERING INFORMATION TEMPERATURE DEVICE RANGE WM9711LEFT/V -25 to +85 WM9711LEFT/RV -25 to +85 WM9711LSEFT/V -25 to +85 WM9711LSEFT/RV -25 to +85 TEMPERATURE DEVICE RANGE WM9711LEFL/V -25 to +85 WM9711LEFL/RV -25 to +85 WM9711LGEFL/V -25 to +85 WM9711LGEFL/RV -25 to +85 Note: Reel quantity = 2,200 w PACKAGE SENSITIVITY LEVEL o C 48-pin TQFP 48-pin TQFP o C (tape and reel) ...

Page 5

... Clock Crystal Connection 1 / External Clock Input Digital Output Clock Crystal Connection 2 Digital Ground (return path for both DCVDD and DBVDD) Supply Serial Data Output from Controller / Input to WM9711L Digital Input Serial Interface Clock Output to Controller Digital Output Supply Digital Ground (return path for both DCVDD and DBVDD) ...

Page 6

... WM9711L ABSOLUTE MAXIMUM RATINGS Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified. ESD Sensitive Device. This device is manufactured on a CMOS process therefore generically susceptible to damage from excessive static voltages ...

Page 7

... R = SNR AVDD=3. 1kHz signal 48kHz, 18-bit audio data unless MIN TYP MAX -87 -80 50 400 500 -66 0.05 90 100 load) 5 -76 -73 -75 - =16 , THD Rev 4.1 April 2004 WM9711L UNIT V rms ...

Page 8

... WM9711L AUDIO INPUTS Test Conditions DBVDD=3.3V, DCVDD = 3.3V, AVDD = 3.3V, T PARAMETER LINEINL/R, MICL/R and PHONE pins Full Scale Input Signal Level (for ADC 0dB Input at 0dB Gain) Input Resistance Input Capacitance Line input to ADC (LINEINL, LINEINR, PHONE) Signal to Noise Ratio (A-weighted) Total Harmonic Distortion ...

Page 9

... C, unless otherwise stated. SYMBOL TEST CONDITIONS source current = 2mA OH V sink current = 2mA OL MIN TYP MAX 1.6 1.65 1.7 1.6 1.65 1.7 2.88 2.97 3. MIN TYP MAX DBVDD 0.7 DBVDD 0.3 DBVDD 0.9 DBVDD 0.1 24.576 12.288 48 PD Rev 4.1 April 2004 WM9711L UNIT nV/ Hz UNIT V V MHz MHz kHz 9 ...

Page 10

... WM9711L HEADPHONE / SPEAKER OUTPUT THD VERSUS POWER -20 Headphone Power vs THD+N (32Ohm load) -40 -60 -80 -100 Power (mW) -20 Headphone Power vs THD+N (16Ohm load) -40 -60 -80 -100 Power (mW Production Data PD Rev 4.1 April 2004 10 ...

Page 11

... Supply voltages: Reducing the supply voltages also reduces digital supply currents, and therefore results in significant power savings especially in the digital sections of the WM9711L. Operating mode: Significant power savings can be achieved by always disabling parts of the WM9711L that are not used (e.g. audio ADC, DAC, AUXDAC, speaker driver, etc.) ...

Page 12

... Pinout: The function of some pins has been changed to support device specific features. The PHONE and PCBEEP pins have been moved to different locations on the device package. Package: The default package for the WM9711L 7mm leadless QFN package. However, it may also be supplied in a 48-pin TQFP package, as specified in the AC’97 standard. ...

Page 13

... Right Channel 18 Bit ADC ADC Variable Slot PGA 5C:1-0 (ASS) 1Ch:15 (Mute) 5C:3 (HPF) 5C:4 (ADCO) ALC:5Ch/60h/62h WM9711L L Line Volume 02h:12-8 00000 = 0dB 11111 = -46.5dB 1 LOUT2 Pin 35 headphone 0 mixer L 02h:6 (INV) 6dB -> -15dB Zero- cross 6dB -> -15dB ...

Page 14

... WM9711L AUDIO INPUTS The following sections give an overview of the analogue audio input pins and their function. For more information on recommended external components, please refer to the “Applications Information” section. LINE INPUT The LINEINL and LINEINR inputs are designed to record line level signals, and/or to mix into one of the analogue outputs ...

Page 15

... DS 0 Differential Microphone Select 0 : Use MIC1 and MIC2 1: Use LINEL and LINER (Note 2) WM9711L DESCRIPTION Single-ended mono (left) 00 left = right = MIC1 (pin 21) Volume controlled by MICVOL 01 Differential mono mode left = right = MIC1 – MIC2 Volume controlled by MICVOL ...

Page 16

... VREF using special anti-thump circuitry to suppress any audible clicks when changing inputs. REGISTER ADDRESS 0Ch Phone Input Table 4 Phone Input Control w MICBIAS = 1.8 x CAP2 = 0.9 X AVDD WM9711L AGND BIT LABEL DEFAULT 15 P2H 1 14 P2S 1 ...

Page 17

... B2SVOL 010 (0dB) 7 B2P 1 6:4 B2PVOL 010 (0dB) WM9711L DESCRIPTION Mute PCBEEP path to headphone mixer 1: Mute mute (ON) PCBEEP to headphone mixer gain 000: +6dB … (3dB steps) 111: -15dB Mute PCBEEP path to speaker mixer 1: Mute mute (ON) PCBEEP to speaker mixer gain 000: +6dB … ...

Page 18

... ADC data appears on both the left and right AC-Link slots. HIGH PASS FILTER The WM9711L audio ADC incorporates a digital high-pass filter that eliminates any DC bias from the ADC output data. The filter is enabled by default. For DC measurements, it can be disabled by writing a ‘ ...

Page 19

... R2P 11 11 R2PBOOST 0 10:8 RECSL 000 2:0 RECSR 000 WM9711L DESCRIPTION 20dB Boost 1: Boost ADC input signal by 20dB 0 :No boost Record to phone path enable 00: Left ADC and Right ADC to phone mixer 01 : Left ADC to phone mixer 10: Right ADC to phone imixer 11 : Muted 20dB Boost for ADC to phone signal ...

Page 20

... WM9711L RECORD GAIN The amplitude of the signal that enters the audio ADC is controlled by the Record PGA (Programmable Gain Amplifier). The PGA gain can be programmed either by writing to the Record Gain register the Automatic Level Control (ALC) circuit (see next section). When the ALC is enabled, any writes to the Record Gain register have no effect. Two different gain ranges can be implemented: the standard gain range defined in the AC’ ...

Page 21

... Production Data AUTOMATIC LEVEL CONTROL The WM9711L has an automatic level control that aims to keep a constant recording volume irrespective of the input signal level. This is achieved by continuously adjusting the PGA gain so that the signal level at the ADC input remains constant. A digital peak detector monitors the ADC output and changes the PGA gain if necessary ...

Page 22

... WM9711L REGISTER ADDRESS 62h ALC / Noise Gate Control 60h ALC Control Table 9 ALC Control w BIT LABEL DEFAULT 15:14 ALCSEL 00 ALC function select (OFF ALC off (PGA gain set by register Right channel only 10 = Left channel only 11 = Stereo (PGA registers unused) Note: Ensure that RECVOLL and RECVOLR settings (reg ...

Page 23

... When the signal is very quiet and consists mainly of noise, the ALC function may cause “noise pumping”, i.e. loud hissing noise during silence periods. The WM9711L has a noise gate function that prevents noise pumping by comparing the signal level at the input pins (i.e. before the record PGA) against a noise gate threshold, NGTH ...

Page 24

... DAC. (Contrary to the AC’97 specification, they have no effect on analogue input signals or signals played through the auxiliary DAC. Nevertheless, the ID2 and ID5 bits in the reset register, 00h, are set to ‘1’ to indicate that the WM9711L supports tone control and bass boost.) The DAC output has a PGA for volume control. The DAC sample rate can be controlled by writing to a control register (see “ ...

Page 25

... Production Data TONE CONTROL / BASS BOOST The WM9711L provides separate controls for bass and treble with programmable gains and filter characteristics. This function operates on digital audio data before it is passed to the audio DACs. Bass control can take two different forms: Linear bass control: bass signals are amplified or attenuated by a user programmable gain ...

Page 26

... WM9711L 3D STEREO ENHANCEMENT The 3D stereo enhancement function artificially increases the separation between the left and right channels by amplifying the (L-R) difference signal in the frequency range where the human ear is sensitive to directionality. The programmable 3D depth setting controls the degree of stereo expansion introduced by the function. Additionally, the upper and lower limits of the frequency range used for 3D enhancement can be selected using the 3DFILT control bits ...

Page 27

... A2P 1 Mute AUXDAC path to phone mixer 1: Mute mute (ON) 6:4 A2PVOL 010 AUXDAC to phone mixer gain (0dB) 000: +6dB … (3dB steps) 111: -15dB 0 AXE 0 0: AUXDAC off 1: AUXDAC enabled WM9711L DESCRIPTION PD Rev 4.1 April 2004 27 ...

Page 28

... WM9711L ANALOGUE AUDIO OUTPUTS The following sections give an overview of the analogue audio output pins. For more information on recommended external components, please refer to the “Applications Information” section. HEADPHONE OUTPUTS – HPOUTL AND HPOUTR The HPOUTL and HPOUTR (pins 39 and 41) are designed to drive a 16 line output ...

Page 29

... OUT3 Volume VOL (0dB) 000000: 0dB (maximum) 000001: -1.5dB … (1.5dB steps) 011111: -46.5dB 1xxxxx: -46.5dB WM9711L DESCRIPTION inverse of HPOUTR (for BTL ear speaker) VREF (for capless headphone drive) mono mix of both headphone channels (for single-ended ear speaker) inverse of MONOOUT (for differential mono output) PD Rev 4 ...

Page 30

... WM9711L LOUDSPEAKER OUTPUTS – LOUT2 AND ROUT2 The LOUT2 and ROUT2 outputs are designed to differentially drive an 8 also be used as a stereo line-out or headphone output. For speaker drive, the LOUT2 signal must be inverted (INV = 1), so that the left and right channel are added up in the speaker [R– ...

Page 31

... If the chip temperature reaches approximately 150 C, and the ENT bit is set, the WM9711L deasserts GPIO bit 11 in register 54h, a virtual GPIO that can be set up to generate an interrupt to the CPU (see “GPIO and Interrupt Control” section). ...

Page 32

... Information” section for a circuit diagram). When the jack is inserted GPIO1 is pulled low by a switch on the socket. When the jack is removed GPIO1 is pulled high by a resistor. If the JIEN bit is set, the WM9711L automatically switches between headphone and ear speaker, as shown below. ...

Page 33

... Production Data DIGITAL AUDIO (SPDIF) OUTPUT The WM9711L supports the SPDIF standard using pin 47 as its output. Note that pin 47 can also be used as a GPIO pin. The GE5 bit (register 56h, bit 5) selects between GPIO and SPDIF functionality (see “GPIO and Interrupt control” section). ...

Page 34

... AUDIO MIXERS MIXER OVERVIEW The WM9711L has three separate low-power audio mixers to cover all audio functions required by smartphones, PDAs and handheld computers. The diagram below shows the routing of the analogue audio signals into the mixers. The numbers at the mixer inputs refer to the control register bits that control the volume and muting for that particular signal ...

Page 35

... STM 1 14:12 STVOL 010 (0dB) 11:10 ALCM 11 9:7 ALCVOL 010 (0dB) WM9711L DESCRIPTION MIC side tone select 0: selected 1 : not selected (path muted) MIC Sidetone volume 000 : +6dB (max.) 001: +3dB … (3dB steps) 111 : -15dB (min.) ALC side tone select 11: mute 10: mono – left 01: mono – ...

Page 36

... WM9711L VARIABLE RATE AUDIO / SAMPLE RATE CONVERSION By using an AC’97 Rev2.2 compliant audio interface, the WM9711L can record and playback at all commonly used audio sample rates, and offer full split-rate support (i.e. the DAC, ADC and AUXDAC sample rates are completely independent of each other – any combination is possible). ...

Page 37

... The comparator output signals are passed to the GPIO logic block (see “GPIO and Interrupt Control” section), where they can be used to send an interrupt to the CPU via the AC-Link or via the IRQ pin, and / or to wake up the WM9711L from sleep mode. COMP1 (pin 29) corresponds to GPIO bit 15 and COMP2 (pin30) to bit 14. ...

Page 38

... GPIO bit is not set, i.e. all register bits are as if COMP2 had never triggered. Note: If COMP2 triggers while the WM9711L is in sleep mode, and the delay is enabled, then the device starts the on-chip crystal oscillator in order to count the time delay. ...

Page 39

... WM9711L DEAD + BAT - GPIO / V INTERRUPT REF LOGIC - + LOW BAT GPIO2/ GPIO IRQ PINS in order to keep the battery current [I < VREF (R1+R2+R3) / (R2+R3) BATT < VREF (R1+R2+R3 BATT gets close to the low battery threshold, spurious BATT PD Rev 4.1 April 2004 WM9711L = V / ALARM BATT , n 39 ...

Page 40

... Independently of the GPIO pins, the WM9711L also has three virtual GPIOs. These are signals from inside the WM9711L, which are treated as if they were GPIO input signals. From a software perspective, virtual GPIOs are the same as GPIO pins, but they cannot be set up as outputs, and are not tied to an actual pin ...

Page 41

... Virtual - GPIO [COMP2] 19 Virtual - GPIO [COMP1] WM9711L DESCRIPTION GPIO1 GPIO2 / IRQ enabled only when pin not used as IRQ GPIO3 GPIO4 GPIO5 / SPDIF_OUT enabled only when pin not used as SPDIF_OUT GPIO Logic not implemented for these bits Internal thermal cutout signal, indicates when internal temperature reaches approximately 150 C (see “ ...

Page 42

... If the system CPU cannot execute such an interrupt routine, it may be preferable to switch internal signals (such as PENDOWN) directly onto the GPIO pins. However, in this case the interrupt signals cannot be made sticky, and more GPIO pins are tied up both on the WM9711L and on the CPU. REGISTER ...

Page 43

... Table 31 Powerdown and Status Register (Conforms to AC’97 Rev 2.2) As can be seen from the table above, most blocks are ‘ON’ by default. However, if pin 47 (GPIO4/ADA/MASK) is held high during reset, the WM9711L starts up with all blocks powered down by default, saving power. This is achieved by connecting a pull-up resistor (e.g. 100k ) from pin 47 to DBVDD ...

Page 44

... AUXDAC: see “Auxiliary DAC” section. AUXDAC is OFF by default. SLEEP MODE Whenever the PR4 bit (reg. 26h) is set, the AC-Link interface is disabled, and the WM9711L is in sleep mode. There is in fact a very large number of different sleep modes, depending on the other control bits. For example, the low-power standby mode described below is a sleep mode desirable to use sleep modes whenever possible, as this will save power ...

Page 45

... Production Data LOW POWER STANDBY MODE If all the bits in registers 26h and 24h are set, then the WM9711L is in low-power standby mode and consumes very little current VREF. This is necessary if the on-chip analogue comparators are used (see “Battery Alarm” section), and helps shorten the delay between wake-up and playback readiness ...

Page 46

... WM9711L AC97 DATA AND CONTROL INTERFACE INTERFACE PROTOCOL The WM9711Lhas a single AC’97 interface for both data transfer and control. The AC-Link uses 5 wires: SDATAIN (pin 8) carries data from the WM9711L to the controller SDATAOUT (pin 5) carries data from the controller to the WM9711L BITCLK (pin clock, normally generated by the WM9711L crystal oscillator and supplied to the controller ...

Page 47

... C to +85 C, unless otherwise stated CLK_HIGH BITCLK t CLK_PERIOD t SYNC_HIGH SYNC PARAMETER t t SYNC_PERIOD t CLK_LOW t SYNC_LOW t SYNC_PERIOD SYMBOL MIN TYP 12.288 81.4 CLK_PERIOD t 36 40.7 CLK_HIGH t 36 40.7 CLK_LOW 48 20.8 t 1.3 SYNC_HIGH t 19.5 SYNC_LOW PD Rev 4.1 April 2004 WM9711L MAX UNIT MHz ns 750 kHz ...

Page 48

... WM9711L Setup to falling edge of BITCLK Hold from falling edge of BITCLK Output valid delay from rising edge of BITCLK SIGNAL RISE AND FALL TIMES SDATAIN SDATAOUT Figure 11 Signal Rise and Fall Times (50pF External Load) BITCLK rise time BITCLK fall time SYNC rise time ...

Page 49

... SYNC active high pulse width SYNC inactive to BITCLK startup delay w PARAMETER SYMBOL t t RST_LOW BITCLK PARAMETER SYMBOL PARAMETER SYMBOL t MIN TYP S2_PDOWN t RST2CLK MIN TYP t 1.0 RST_LOW t 162.8 RST2CLK MIN TYP 1.3 SYNC_HIGH t 162.4 RST2CLK PD Rev 4.1 April 2004 WM9711L MAX UNIT 1.0 s MAX UNIT s ns MAX UNIT ...

Page 50

... ALC Control ALCL (target level) 62h ALC / Noise Gate Control ALCSEL 64h AUXDAC input control XSLE 66h- Vendor Reserved 7Ah 7Ch Vendor ID1 7Eh Vendor ID2 Table 35 WM9711L Register Map SE4 SE3 SE2 SE1 SE0 ID9 ID8 0 ...

Page 51

... Indicates that the WM9711L has a headphone output Indicates that the WM9711L does not support simulated stereo Indicates that the WM9711L supports bass and treble control Indicates that the WM9711L does not support modem functions Indicates that the WM9711L does not have a dedicated microphone ADC DEFAULT 1 (mute) Mutes LOUT2 and ROUT2 ...

Page 52

... WM9711L Register 08h controls the bass and treble response of the left and right audio DAC (but not AUXDAC). REG BIT LABEL ADDR 08h 11:8 BASS 6 DAT 4 TC 3:0 TRBL Register 0Ah controls the analogue input pin PCBEEP. REG BIT LABEL ADDR ...

Page 53

... Enables 20dB gain boost for ADC to phone mixer path 000 (mic) Selects left ADC signal source 000 (mic) Selects right ADC signal source DESCRIPTION DESCRIPTION DESCRIPTION DESCRIPTION DESCRIPTION PD Rev 4.1 April 2004 WM9711L REFER TO Auxiliary DAC REFER TO Audio Mixers, Side Tone Control REFER TO Analogue Audio Outputs REFER TO ...

Page 54

... RMU 14 GRL 13:8 RECVOLL GRR 5:0 RECVOLR Register 20h is a “general purpose” register as defined by the AC’97 specification. Only two bits are implemented in the WM9711L. REG BIT LABEL DEFAULT ADDR 20h 13 3DE 0 (OFF (OFF) Register 22h controls 3D stereo enhancement for the audio DACs. ...

Page 55

... PR1 0 ADC inverse of PR0 Note: PR6 to PR0 default pin 47 is held high during reset, otherwise they default to 0. Register 28h is a read-only register that indicates to the driver which advanced AC’97 features the WM9711L supports. REG BIT LABEL DEFAULT ADDR ...

Page 56

... DEFAULT 0 Validity bit; ‘0’ indicates frame valid, ‘1’ indicates frame not valid 0 Indicates that the WM9711L does not support double rate SPDIF output (read-only) 10 Indicates that the WM9711L only supports 48kHz sampling on the SPDIF output (read-only) 0 Generation level; programmed as required by user 0000000 Category code ...

Page 57

... GPIO and Interrupt Control REFER TO Audio DACs, Stereo DACs Battery Alarm Analogue Inputs, Microphone Input Power Management Digital Audio (SPDIF) Output Audio ADC Analogue Audio Outputs, Thermal Sensor Audio ADC, ADC Slot Mapping DESCRIPTION PD Rev 4.1 April 2004 WM9711L REFER TO Audio ADC, Automatic Level Control 57 ...

Page 58

... WM9711L Register 64h controls the input signal of the auxiliary DAC. REG BIT LABEL ADDR 64h 15 XSLE 14:12 AUXDACSLT 11:0 AUXDACVAL Register 7Ch and 7Eh are read-only registers that indicate the identity of the device to the driver. REG BIT LABEL DEFAULT ADDR 7Ch 15:8 F7:0 57h 7:0 S7:0 4Dh ...

Page 59

... Production Data APPLICATIONS INFORMATION RECOMMENDED EXTERNAL COMPONENTS Figure 15 External Components Diagram w WM9711L PD Rev 4.1 April 2004 59 ...

Page 60

... LOUT2 and ROUT2, can also be used as line outputs, if ROUT2 is not inverted for BTL operation (INV = 0). Recommended external components are shown below. WM9711L Figure 16 Recommended Circuit for Line Output The DC blocking capacitors and the load resistance together determine the lower cut-off frequency, fc ...

Page 61

... Production Data AC-COUPLED HEADPHONE OUTPUT The circuit diagram below shows how to connect a stereo headphone to the WM9711L. WM9711L Figure 17 Simple Headphone Output Circuit Diagram The DC blocking capacitors C1 and C2 together with the load resistance determine the lower cut-off frequency, fc. Increasing the capacitance lowers fc, improving the bass response. Smaller capacitance values will diminish the bass response ...

Page 62

... OUT3 disabled. When the headset is not plugged in, OUT3 is enabled (see “Jack Insertion and Auto-Switching”). COMBINED HEADSET / SINGLE-ENDED EAR SPEAKER Instead of a BTL ear speaker, a single-ended ear speaker can also be used, as shown below. WM9711L Figure 21 Combined Headset / Single-ended Ear Speaker (OUT3SRC = 01) w LOUT2 ...

Page 63

... MICBIAS path must be such that the potential at the GPIO pin is above 0.7 DBVDD when the hookswitch is open, and below 0.3 DBVDD when it is closed. w HPOUTR HPOUTL GPIO HPOUTR WM9711L HPOUTL AGND MICL/MICR GPIO logic MICBIAS 680 2. switch closes on insertion - HOOK MIC SWITCH 47 PHONE HEADSET PD Rev 4.1 April 2004 WM9711L ...

Page 64

... WM9711L PACKAGE DRAWING - QFN FL: 48 PIN QFN PLASTIC PACKAGE (A3) C SEATING PLANE W (A3 Exposed lead Half etch tie bar Symbols Dimensions (mm) MIN NOM A 0.80 0. 0.02 A3 0.20 REF b 0.18 0.25 D 7.00 BSC D2 5.00 5.15 E 7.00 BSC E2 5.00 5.15 e 0.5 BSC 0.213 G H 0.1 L 0.30 0.4 T 0.1 W 0.2 Tolerances of Form and Position aaa 0 ...

Page 65

... B. THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE. C. BODY DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSION, NOT TO EXCEED 0.25MM. D. MEETS JEDEC.95 MS-026, VARIATION = ABC. REFER TO THIS SPECIFICATION FOR FURTHER DETAILS -C- SEATING PLANE ccc C MAX 1.20 0.15 1.05 0.27 0.20 0. WM9711L DM004 Rev 4.1 April 2004 65 ...

Page 66

... WM9711L IMPORTANT NOTICE Wolfson Microelectronics plc (WM) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current. All products are sold subject to the WM terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability ...

Related keywords