A54SX08A Actel Corporation, A54SX08A Datasheet

Page 1

... Deterministic, User-Controllable Timing • Unique In-System Diagnostic and Verification Capability with Silicon Explorer II • Boundary-Scan Testing in Compliance with IEEE Standard 1149.1 (JTAG) • Actel Secure FuseLock™ Prevents Reverse Engineering and Design Theft A54SX08A A54SX16A 8,000 16,000 12,000 24,000 768 1,452 512 ...

Page 2

... SX-A Family FPGAs Ordering Information A54SX16A 2 Part Number A54SX08A = 12,000 System Gates A54SX16A = 24,000 System Gates A54SX32A = 48,000 System Gates A54SX72A = 108,000 System Gates Notes: 1. For more information about the CQFP package options, refer to the 2. All –3 speed grades have been discontinued. ...

Page 3

... Temperature Grade Offering Package A54SX08A PQ208 C,I,A,M TQ100 C,I,A,M TQ144 C,I,A,M TQ176 BG329 FG144 C,I,A,M FG256 FG484 CQ208 CQ256 Notes Commercial Industrial Automotive Military MIL-STD-883 Class B 6. For more information regarding automotive products, refer to the 7. For more information regarding Mil-Temp and ceramic packages, refer to the ...

Page 4

SX-A Family FPGAs Table of Contents General Description Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 5

... Routing Tracks Tungsten Plug Contact Note: The A54SX72A device has four layers of metal with the antifuse between Metal 3 and Metal 4. The A54SX08A, A54SX16A, and A54SX32A devices have three layers of metal with the antifuse between Metal 2 and Metal 3. Figure 1-1 • SX-A Family Interconnect Elements SX-A Family Architecture The SX-A family’ ...

Page 6

SX-A Family FPGAs Logic Module Design The SX-A family architecture is described as a “sea-of- modules” architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect ...

Page 7

Routing Resources The routing and interconnect resources of SX-A devices are in the top two metal layers above the logic modules (Figure 1-1 on page 1-1), providing optimal use of silicon, thus enabling the entire floor of the device to ...

Page 8

SX-A Family FPGAs Figure 1-5 • DirectConnect and FastConnect for Type 1 SuperClusters Figure 1-6 • DirectConnect and FastConnect for Type 2 SuperClusters 1 -4 DirectConnect • No Antifuses • 0.1 ns Maximum Routing Delay FastConnect • One Antifuse • ...

Page 9

... The CLKA, CLKB, and QCLK circuits for A54SX72A as well as the macros supported are shown in page 1-6. Note that bidirectional clock buffers are only available in A54SX72A. For more information, refer to the "Pin Description" section on page describes the CLKA A54SX08A A54SX16A Constant Load Clock Network HCLKBUF ...

Page 10

SX-A Family FPGAs Quadrant 2 QCLKINT (to array) Quadrant 0 QCLKINT (to array) Figure 1-9 • SX-A QCLK Architecture Figure 1-10 • A54SX72A Routed Clock and QCLK Buffer QCLKBUFS 4 Quadrant 3 5:1 5:1 QCLKINT (to array) ...

Page 11

Other Architectural Features Technology The Actel SX-A family is implemented on a high-voltage, twin-well CMOS process using 0.22 μ / 0.25 μ design rules. The metal-to-metal antifuse is comprised of a combination of amorphous silicon and dielectric material with barrier ...

Page 12

... Table 1-3 • I/O Characteristics for All I/O Configurations Hot Swappable TTL, LVTTL, LVCMOS2 3.3 V PCI 5 V PCI Table 1-4 • Power-Up Time at which I/Os Become Active Supply Ramp Rate 0.25 V/μs 0.025 V/μs μs Units A54SX08A 10 A54SX16A 10 A54SX32A 10 A54SX72A are reached. which the I/Os behave according to the user’s design for ...

Page 13

Boundary-Scan Testing (BST) All SX-A devices are IEEE 1149.1 compliant and offer superior diagnostic and testing capabilities by providing Boundary Scan Testing (BST) and probing capabilities. The BST function is controlled through the special JTAG pins (TMS, TDI, TCK, TDO, ...

Page 14

... Table 1-7 • JTAG Instruction Code Instructions (IR4:IR0) EXTEST SAMPLE/PRELOAD INTEST USERCODE IDCODE HighZ CLAMP Diagnostic BYPASS Reserved Table 1-8 • JTAG Instruction Code Device Process A54SX08A 0.22 µ A54SX16A 0.22 µ 0.25 µ A54SX32A 0.2 2µ 0.25 µ A54SX72A 0.22 µ 0.25 µ Binary Code 00000 00001 00010 ...

Page 15

Probing Capabilities SX-A devices also provide an internal probing capability that is accessed with the JTAG pins. The Silicon Explorer II diagnostic hardware is used to control the TDI, TCK, TMS, and TDO pins to select the desired nets for ...

Page 16

SX-A Family FPGAs SX-A Probe Circuit Control Pins SX-A devices contain internal probing circuitry that provides built-in access to every node in a design, enabling 100% real-time observation and analysis of a device's internal logic nodes without design iteration. The ...

Page 17

Design Environment The SX-A family of FPGAs is fully supported by both Actel ® Libero Integrated Design Environment (IDE) and Designer FPGA development software. Actel Libero IDE is a design management environment, integrating design tools while guiding the user through ...

Page 18

SX-A Family FPGAs Related Documents Application Notes Global Clock Networks in Actel’s Antifuse Devices http://www.actel.com/documents/GlobalClk_AN.pdf Using A54SX72A and RT54SX72S Quadrant Clocks http://www.actel.com/documents/QCLK_AN.pdf Implementation of Security in Actel Antifuse FPGAs http://www.actel.com/documents/Antifuse_Security_AN.pdf Actel eX, SX-A, and RTSX-S I/Os http://www.actel.com/documents/AntifuseIO_AN.pdf Actel SX-A and ...

Page 19

Pin Description CLKA/B, I/O Clock A and B These pins are clock inputs for clock distribution networks. Input levels are compatible with standard TTL, LVTTL, LVCMOS2, 3.3 V PCI PCI specifications. The clock input is buffered prior ...

Page 20

...

Page 21

... CCA 3.3 V Power Supply Range (V ) CCI 5 V Power Supply Range (V ) CCI Typical SX-A Standby Current Table 2-3 • Typical Standby Current for SX-A at 25°C with V Product A54SX08A A54SX16A A54SX32A A54SX72A Table 2-4 • Supply Voltages V CCA 2.5 V 2.5 V Note: *3.3 V PCI is not 5 V tolerant due to the clamp diode, but instead is 3.3 V tolerant. ...

Page 22

SX-A Family FPGAs Electrical Specifications Table 2-5 • 3.3 V LVTTL and 5 V TTL Electrical Specifications Symbol Parameter Minimum OH CCI Minimum CCI ...

Page 23

PCI Compliance for the SX-A Family The SX-A family supports 3.3 V and 5 V PCI and is compliant with the PCI Local Bus Specification Rev. 2.1. Table 2-7 • DC Specifications (5 V PCI Operation) Symbol Parameter V Supply ...

Page 24

SX-A Family FPGAs Table 2-8 • AC Specifications (5 V PCI Operation) Symbol Parameter I Switching Current High OH(AC) (Test Point) I Switching Current Low OL(AC) (Test Point) I Low Clamp Current CL slew Output Rise Slew Rate R slew ...

Page 25

Figure 2-1 shows the 5 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the SX-A family. 200 MAX Spec 150.0 100.0 50.0 0.0 0 0.5 –50 MIN Spec –100.0 –150.0 –200.0 ...

Page 26

SX-A Family FPGAs Table 2-10 • AC Specifications (3.3 V PCI Operation) Symbol Parameter I Switching Current High OH(AC) (Test Point) I Switching Current Low OL(AC) (Test Point) I Low Clamp Current CL I High Clamp Current CH slew Output ...

Page 27

Figure 2-2 shows the 3.3 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the SX-A family. 150 MAX Spec 100.0 50.0 0.0 0 0.5 –50 MIN Spec –100.0 –150.0 Figure 2-2 ...

Page 28

SX-A Family FPGAs Power Dissipation A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating ...

Page 29

... EQCM Input buffers (C ) EQI Output buffers (C ) EQO Routed array clocks (C ) EQCR Dedicated array clocks – variable (C ) EQHV Dedicated array clocks – fixed (C ) EQHF Routed array clock A54SX08A A54SX16A 1.70 pF 2.00 pF 1.50 pF 1.50 pF 1.30 pF 1.30 pF 7.40 pF 7.40 pF 1.05 pF 1.05 pF 0.85 pF 0.85 pF 30.00 pF 55.00 pF 35.00 pF 50.00 pF v5.3 SX-A Family FPGAs A54SX32A A54SX72A 2 ...

Page 30

SX-A Family FPGAs Guidelines for Estimating Power The following guidelines are meant to represent worst-case scenarios; they can be generally used to predict the upper limits of power dissipation: Logic Modules (m) = 20% of modules Inputs Switching (n) = ...

Page 31

... Plastic Ball Grid Array (PBGA) Fine Pitch Ball Grid Array (FBGA) Fine Pitch Ball Grid Array (FBGA) Fine Pitch Ball Grid Array (FBGA) Notes: 1. The A54SX08A PQ208 has no heat spreader. 2. The SX-A PQ208 package has a heat spreader for A54SX16A, A54SX32A, and A54SX72A – ...

Page 32

SX-A Family FPGAs Theta-JA Junction-to-ambient thermal resistance ( has little relevance in actual performance of the product in real application. It should be employed with caution but is useful for comparing the thermal performance of one package to another. A ...

Page 33

To determine the heat sink's thermal performance, use the following equation: where: θ = 0.37°C thermal resistance of the interface material between the case and the heat sink, usually provided by the thermal interface manufacturer θ = thermal ...

Page 34

SX-A Family FPGAs SX-A Timing Model Input Delays I/O Module t = 0.6 ns INYH Routed t = 3.0 ns RCKH Clock (100% Load) I/O Module t = 0.6 ns INYH Hardwired Clock t = 1.8 ns HCKH Note: *Values ...

Page 35

Output Buffer Delays 50% 50% GND V OH 1.5 V Out 1 DLH Figure 2-4 • Output Buffer Delays AC Test Loads Load 1 (Used to measure propagation delay) To the Output Under ...

Page 36

SX-A Family FPGAs Input Buffer Delays PAD INBUF 1 Out 50% GND t t INY INY Figure 2-6 • Input Buffer Delays Cell Timing Characteristics D t SUD CLK Q CLR PRESET ...

Page 37

Timing Characteristics Timing characteristics for SX-A devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input characteristics are common to all SX-A family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after ...

Page 38

... SX-A Family FPGAs Timing Characteristics Table 2-14 • A54SX08A Timing Characteristics (Worst-Case Commercial Conditions, V Parameter Description 1 C-Cell Propagation Delays t Internal Array Module PD 2 Predicted Routing Delays Routing Delay, Direct Connect Routing Delay, Fast Connect Routing Delay RD1 Routing Delay ...

Page 39

... Table 2-14 • A54SX08A Timing Characteristics (Continued) (Worst-Case Commercial Conditions, V Parameter Description t Input Data Pad to Y High 5 V PCI INYH t Input Data Pad to Y Low 5 V PCI INYL t Input Data Pad to Y High 5 V TTL INYH t Input Data Pad to Y Low 5 V TTL ...

Page 40

... SX-A Family FPGAs Table 2-15 • A54SX08A Timing Characteristics (Worst-Case Commercial Conditions V Parameter Description Dedicated (Hardwired) Array Clock Networks t Input Low to High HCKH (Pad to R-cell Input) t Input High to Low HCKL (Pad to R-cell Input) t Minimum Pulse Width High HPWH t Minimum Pulse Width Low HPWL ...

Page 41

... Table 2-16 • A54SX08A Timing Characteristics (Worst-Case Commercial Conditions V Parameter Description Dedicated (Hardwired) Array Clock Networks t Input Low to High HCKH (Pad to R-cell Input) t Input High to Low HCKL (Pad to R-cell Input) t Minimum Pulse Width High HPWH t Minimum Pulse Width Low HPWL t Maximum Skew ...

Page 42

... SX-A Family FPGAs Table 2-17 • A54SX08A Timing Characteristics (Worst-Case Commercial Conditions V Parameter Description Dedicated (Hardwired) Array Clock Networks t Input Low to High HCKH (Pad to R-cell Input) t Input High to Low HCKL (Pad to R-cell Input) t Minimum Pulse Width High HPWH t Minimum Pulse Width Low HPWL ...

Page 43

... Table 2-18 • A54SX08A Timing Characteristics (Worst-Case Commercial Conditions V Parameter Description 2.5 V LVCMOS Output Module Timing t Data-to-Pad Low to High DLH t Data-to-Pad High to Low DHL t Data-to-Pad High to Low—low slew DHLS t Enable-to-Pad ENZL t Data-to-Pad L—low slew ENZLS ...

Page 44

... SX-A Family FPGAs Table 2-19 • A54SX08A Timing Characteristics (Worst-Case Commercial Conditions V Parameter Description 1 3.3 V PCI Output Module Timing t Data-to-Pad Low to High DLH t Data-to-Pad High to Low DHL t Enable-to-Pad ENZL t Enable-to-Pad ENZH t Enable-to-Pad ENLZ t Enable-to-Pad ...

Page 45

... Table 2-20 • A54SX08A Timing Characteristics (Worst-Case Commercial Conditions V Parameter Description PCI Output Module Timing t Data-to-Pad Low to High DLH t Data-to-Pad High to Low DHL t Enable-to-Pad ENZL t Enable-to-Pad ENZH t Enable-to-Pad ENLZ t Enable-to-Pad ENHZ ...

Page 46

SX-A Family FPGAs Table 2-21 • A54SX16A Timing Characteristics (Worst-Case Commercial Conditions, V Parameter Description 2 C-Cell Propagation Delays t Internal Array Module PD 3 Predicted Routing Delays Routing Delay, Direct DC Connect ...

Page 47

Table 2-21 • A54SX16A Timing Characteristics (Continued) (Worst-Case Commercial Conditions, V Parameter Description t Input Data Pad to Y High 5 V PCI INYH t Input Data Pad to Y Low 5 V PCI INYL t Input Data Pad to ...

Page 48

SX-A Family FPGAs Table 2-22 • A54SX16A Timing Characteristics (Worst-Case Commercial Conditions V Parameter Description Dedicated (Hardwired) Array Clock Networks t Input Low to High HCKH (Pad to R-cell Input) t Input High to Low HCKL (Pad to R-cell Input) ...

Page 49

Table 2-23 • A54SX16A Timing Characteristics (Worst-Case Commercial Conditions V Parameter Description Dedicated (Hardwired) Array Clock Networks t Input Low to High HCKH (Pad to R-cell Input) t Input High to Low HCKL (Pad to R-cell Input) t Minimum Pulse ...

Page 50

SX-A Family FPGAs Table 2-24 • A54SX16A Timing Characteristics (Worst-Case Commercial Conditions V Parameter Description Dedicated (Hardwired) Array Clock Networks t Input Low to High HCKH (Pad to R-cell Input) t Input High to Low HCKL (Pad to R-cell Input) ...

Page 51

Table 2-25 • A54SX16A Timing Characteristics (Worst-Case Commercial Conditions V Parameter Description 2.5 V LVCMOS Output Module Timing t Data-to-Pad Low to High DLH t Data-to-Pad High to Low DHL t Data-to-Pad High to Low—low slew DHLS t Enable-to-Pad, Z ...

Page 52

SX-A Family FPGAs Table 2-26 • A54SX16A Timing Characteristics (Worst-Case Commercial Conditions V Parameter Description 2 3.3 V PCI Output Module Timing t Data-to-Pad Low to High DLH t Data-to-Pad High to Low DHL t Enable-to-Pad ENZL ...

Page 53

Table 2-27 • A54SX16A Timing Characteristics (Worst-Case Commercial Conditions V Parameter Description PCI Output Module Timing t Data-to-Pad Low to High DLH t Data-to-Pad High to Low DHL t Enable-to-Pad ENZL t Enable-to-Pad, Z ...

Page 54

SX-A Family FPGAs Table 2-28 • A54SX32A Timing Characteristics (Worst-Case Commercial Conditions, V Parameter Description 2 C-Cell Propagation Delays t Internal Array Module PD 3 Predicted Routing Delays Routing Delay, Direct DC Connect ...

Page 55

Table 2-28 • A54SX32A Timing Characteristics (Continued) (Worst-Case Commercial Conditions, V Parameter Description t Input Data Pad to Y High 5 V PCI INYH t Input Data Pad to Y Low 5 V PCI INYL t Input Data Pad to ...

Page 56

SX-A Family FPGAs Table 2-29 • A54SX32A Timing Characteristics (Worst-Case Commercial Conditions V Parameter Description Dedicated (Hardwired) Array Clock Networks t Input Low to High HCKH (Pad to R-cell Input) t Input High to Low HCKL (Pad to R-cell Input) ...

Page 57

Table 2-30 • A54SX32A Timing Characteristics (Worst-Case Commercial Conditions V Parameter Description Dedicated (Hardwired) Array Clock Networks t Input Low to High HCKH (Pad to R-cell Input) t Input High to Low HCKL (Pad to R-cell Input) t Minimum Pulse ...

Page 58

SX-A Family FPGAs Table 2-31 • A54SX32A Timing Characteristics (Worst-Case Commercial Conditions V Parameter Description Dedicated (Hardwired) Array Clock Networks t Input Low to High HCKH (Pad to R-cell Input) t Input High to Low HCKL (Pad to R-cell Input) ...

Page 59

Table 2-32 • A54SX32A Timing Characteristics (Worst-Case Commercial Conditions V Parameter Description 2.5 V LVCMOS Output Module Timing t Data-to-Pad Low to High DLH t Data-to-Pad High to Low DHL t Data-to-Pad High to Low—low slew DHLS t Enable-to-Pad, Z ...

Page 60

SX-A Family FPGAs Table 2-33 • A54SX32A Timing Characteristics (Worst-Case Commercial Conditions V Parameter Description 2 3.3 V PCI Output Module Timing t Data-to-Pad Low to High DLH t Data-to-Pad High to Low DHL t Enable-to-Pad ENZL ...

Page 61

Table 2-34 • A54SX32A Timing Characteristics (Worst-Case Commercial Conditions V Parameter Description PCI Output Module Timing t Data-to-Pad Low to High DLH t Data-to-Pad High to Low DHL t Enable-to-Pad ENZL t Enable-to-Pad, Z ...

Page 62

SX-A Family FPGAs Table 2-35 • A54SX72A Timing Characteristics (Worst-Case Commercial Conditions, V Parameter Description 2 C-Cell Propagation Delays t Internal Array Module PD 3 Predicted Routing Delays Routing Delay, Direct DC Connect ...

Page 63

Table 2-35 • A54SX72A Timing Characteristics (Continued) (Worst-Case Commercial Conditions, V Parameter Description t Input Data Pad to Y High 5 V PCI INYH t Input Data Pad to Y Low 5 V PCI INYL t Input Data Pad to ...

Page 64

SX-A Family FPGAs Table 2-36 • A54SX72A Timing Characteristics (Worst-Case Commercial Conditions V Parameter Description Dedicated (Hardwired) Array Clock Networks t Input Low to High HCKH (Pad to R-cell Input) t Input High to Low HCKL (Pad to R-cell Input) ...

Page 65

Table 2-36 • A54SX72A Timing Characteristics (Continued) (Worst-Case Commercial Conditions V Parameter Description t Input Low to High (100% Load) QCKH (Pad to R-cell Input) t Input High to Low (100% Load) QCHKL (Pad to R-cell Input) t Minimum Pulse ...

Page 66

SX-A Family FPGAs Table 2-37 • A54SX72A Timing Characteristics (Worst-Case Commercial Conditions V Parameter Description Dedicated (Hardwired) Array Clock Networks t Input Low to High HCKH (Pad to R-cell Input) t Input High to Low HCKL (Pad to R-cell Input) ...

Page 67

Table 2-37 • A54SX72A Timing Characteristics (Continued) (Worst-Case Commercial Conditions V Parameter Description t Input Low to High (100% Load) QCKH (Pad to R-cell Input) t Input High to Low (100% Load) QCHKL (Pad to R-cell Input) t Minimum Pulse ...

Page 68

SX-A Family FPGAs Table 2-38 • A54SX72A Timing Characteristics (Worst-Case Commercial Conditions V Parameter Description Dedicated (Hardwired) Array Clock Networks t Input Low to High HCKH (Pad to R-cell Input) t Input High to Low HCKL (Pad to R-cell Input) ...

Page 69

Table 2-38 • A54SX72A Timing Characteristics (Continued) (Worst-Case Commercial Conditions V Parameter Description t Input Low to High (100% Load) QCKH (Pad to R-cell Input) t Input High to Low (100% Load) QCHKL (Pad to R-cell Input) t Minimum Pulse ...

Page 70

SX-A Family FPGAs Table 2-39 • A54SX72A Timing Characteristics (Worst-Case Commercial Conditions V Parameter Description 2.5 V LVCMOS Output Module Timing t Data-to-Pad Low to High DLH t Data-to-Pad High to Low DHL t Data-to-Pad High to Low—low slew DHLS ...

Page 71

Table 2-40 • A54SX72A Timing Characteristics (Worst-Case Commercial Conditions V Parameter Description 2 3.3 V PCI Output Module Timing t Data-to-Pad Low to High DLH t Data-to-Pad High to Low DHL t Enable-to-Pad ENZL t Enable-to-Pad, Z ...

Page 72

SX-A Family FPGAs Table 2-41 • A54SX72A Timing Characteristics (Worst-Case Commercial Conditions V Parameter Description PCI Output Module Timing t Data-to-Pad Low to High DLH t Data-to-Pad High to Low DHL t Enable-to-Pad ENZL ...

Page 73

Package Pin Assignments 208-Pin PQFP 208 1 Figure 3-1 • 208-Pin PQFP (Top View) Note For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html. 208-Pin PQFP v5.3 SX-A Family FPGAs 3-1 ...

Page 74

... I/O I/O 52 I/O GND 53 I CCA I/O I/O 55 I/O I/O 56 I/O I/O 57 I/O I/O 58 I/O I I/O 60 GND GND CCA CCA GND GND 63 I/O I/O 64 TRST, I/O TRST, I/O 65 I/O I/O 66 I/O I/O 67 I/O I/O 68 I/O I/O 69 I/O I/O 70 v5.3 208-Pin PQFP A54SX08A A54SX16A A54SX32A A54SX72A Function Function Function I/O I/O I/O I/O I/O I/O I/O I/O I/O NC I/O I CCI CCI CCI CCA CCA CCA I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O NC I/O I/O I/O I/O I/O NC I/O I/O I/O I/O I/O GND GND ...

Page 75

... I/O I/O 127 I/O I/O 128 I/O I/O 129 I/O I/O 130 I/O I/O 131 I/O I/O 132 V V 133 CCI CCI I/O I/O 134 I/O I/O 135 I/O I/O 136 I/O I/O 137 TDO, I/O 138 I/O I/O 139 GND GND 140 v5.3 SX-A Family FPGAs 208-Pin PQFP A54SX08A A54SX16A A54SX32A A54SX72A Function Function Function NC I/O I/O I/O I/O I/O NC I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I CCA CCA CCA CCI CCI CCI NC I/O I/O I/O ...

Page 76

... I/O 198 V V 199 CCI CCI I/O I/O 200 I/O I/O 201 I/O I/O 202 I/O I/O 203 I/O I/O 204 I/O I/O 205 I/O I/O 206 I/O I/O 207 I/O I/O 208 I/O I/O I/O I/O v5.3 208-Pin PQFP A54SX08A A54SX16A A54SX32A A54SX72A Function Function Function NC I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O CLKA CLKA CLKA CLKB CLKB CLKB GND GND GND CCA CCA CCA GND GND GND PRA, I/O ...

Page 77

TQFP 100 1 Figure 3-2 • 100-Pin TQFP Note For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html. 100-Pin TQFP v5.3 SX-A Family FPGAs 3-5 ...

Page 78

... I/O 46 I/O 47 I/O 48 I/O 49 I/O 50 TRST, I/O 51 I/O 52 I CCI CCI I/O 56 I/O 57 I/O 58 I/O 59 I/O 60 I/O 61 I/O 62 I/O 63 I/O 64 I/O 65 I/O 66 I/O 67 I/O 68 PRB, I CCA v5.3 100-TQFP A54SX08A A54SX16A A54SX32A Function Function Function GND GND GND I/O I/O I/O HCLK HCLK HCLK I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I CCI CCI CCI I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O TDO, I/O TDO, I/O TDO, I/O I/O I/O I/O GND GND ...

Page 79

... A54SX08A A54SX16A Pin Number Function Function 71 I/O I/O 72 I/O I/O 73 I/O I/O 74 I/O I/O 75 I/O I/O 76 I/O I/O 77 I/O I/O 78 I/O I/O 79 I/O I/O 80 I/O I/O 81 I/O I CCI CCI 83 I/O I/O 84 I/O I/O 85 I/O I/O 86 I/O I/O 87 CLKA CLKA 88 CLKB CLKB CCA CCA 91 GND GND 92 PRA, I/O PRA, I/O 93 I/O I/O 94 I/O I/O 95 I/O I/O 96 I/O I/O 97 I/O I/O 98 I/O I/O 99 I/O I/O 100 TCK, I/O TCK, I/O A54SX32A Function I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O V CCI I/O I/O I/O I/O CLKA ...

Page 80

SX-A Family FPGAs 144-Pin TQFP 144 1 Figure 3-3 • 144-Pin TQFP (Top View) Note For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html 144-Pin TQFP v5.3 ...

Page 81

... TRST, I/O TRST, I/O 23 I/O I/O 24 I/O I/O 25 I/O I/O 26 I/O I/O 27 I/O I/O 28 GND GND CCI CCI CCA CCA 31 I/O I/O 32 I/O I/O 33 I/O I/O 34 I/O I/O 35 I/O I/O 36 GND GND 37 I/O I/O A54SX32A A54SX08A Function Pin Number Function GND 38 TDI, I/O 39 I/O 40 I/O 41 I/O 42 I/O 43 I/O 44 I/O 45 TMS CCI GND 48 I/O 49 I/O 50 I/O 51 I/O 52 I/O 53 I/O 54 PRB, I/O I CCA I/O 58 TRST, I/O 59 I/O ...

Page 82

... I/O 124 V 125 CCA NC 126 I/O 127 I/O 128 I/O 129 I/O 130 I/O 131 I/O 132 I/O 133 V 134 CCA GND 135 I/O 136 GND 137 V 138 CCI CCI I/O 139 I/O 140 I/O 141 I/O 142 I/O 143 I/O 144 GND I/O v5.3 144-Pin TQFP A54SX08A A54SX16A A54SX32A Function Function Function I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I CCI CCI CCI I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O ...

Page 83

TQFP 176 1 Figure 3-4 • 176-Pin TQFP (Top View) Note For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html. 176-Pin TQFP v5.3 SX-A Family FPGAs 3-11 ...

Page 84

SX-A Family FPGAs 176-Pin TQFP Pin A54SX32A Number Function Number 1 GND 2 TDI, I/O 3 I/O 4 I/O 5 I/O 6 I/O 7 I/O 8 I/O 9 I/O 10 TMS 11 V CCI 12 I/O 13 I/O 14 I/O ...

Page 85

TQFP Pin A54SX32A Number Function 145 I/O 146 I/O 147 I/O 148 I/O 149 I/O 150 I/O 151 I/O 152 CLKA 153 CLKB 154 NC 155 GND 156 V CCA 157 PRA, I/O 158 I/O 159 I/O 160 I/O ...

Page 86

SX-A Family FPGAs 329-Pin PBGA Figure 3-5 • 329-Pin PBGA (Top View) Note For ...

Page 87

PBGA Pin A54SX32A Pin Number Function Number A1 GND AA15 A2 GND AA16 A3 V AA17 CCI A4 NC AA18 A5 I/O AA19 A6 I/O AA20 A7 V AA21 CCI A8 NC AA22 A9 I/O AA23 A10 I/O AB1 ...

Page 88

SX-A Family FPGAs 329-Pin PBGA Pin A54SX32A Number Function Number D11 V CCA D12 NC D13 I/O D14 I/O D15 I/O D16 I/O D17 I/O D18 I/O D19 I/O D20 I/O D21 I/O D22 I/O D23 I CCI ...

Page 89

PBGA Pin A54SX32A Number Function V22 I/O V23 I/O W1 I/O W2 I/O W3 I/O W4 I/O W20 I/O W21 I/O W22 I/O W23 I/O Y3 I/O Y4 GND Y5 I/O Y6 I/O Y7 I/O ...

Page 90

SX-A Family FPGAs 144-Pin FBGA Figure 3-6 • 144-Pin FBGA (Top View) Note For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html ...

Page 91

... CLKB B8 I/O I/O B9 I/O I/O B10 I/O I/O B11 GND GND B12 I/O I/O C1 I/O I/O C2 I/O I/O C3 TCK, I/O TCK, I/O C4 I/O I/O C5 I/O I/O C6 PRA, I/O PRA, I/O C7 I/O I/O C8 I/O I/O C9 I/O I/O C10 I/O I/O C11 I/O I/O C12 I/O I/O A54SX32A A54SX08A Function Pin Number Function I/O D1 I/O D2 I/O D3 TDI, I/O I CCA GND D6 CLKA D7 I/O D8 I/O D9 I/O D10 I/O D11 I/O D12 I/O E1 GND E2 I/O E3 I/O E4 I/O E5 I/O E6 CLKB E7 I/O E8 I/O E9 I/O E10 GND E11 I/O ...

Page 92

... V L5 CCA V L6 CCA V L7 CCI CCI V L8 CCI CCI V L9 CCA I/O L10 I/O L11 NC L12 I/O M1 I/O M2 I/O M3 I/O M4 I/O M5 PRB, I/O M6 I/O M7 I/O M8 I/O M9 I/O M10 I/O M11 V M12 CCA v5.3 144-Pin FBGA A54SX08A A54SX16A A54SX32A Function Function Function I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O GND GND GND I/O I/O I/O I/O I/O I/O GND GND GND I/O I/O I/O I/O I/O I/O GND GND GND I/O I/O I/O I/O I/O ...

Page 93

FBGA Figure 3-7 • 256-Pin FBGA (Top View) Note For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html ...

Page 94

SX-A Family FPGAs 256-Pin FBGA A54SX16A A54SX32A Pin Number Function Function A1 GND GND A2 TCK, I/O TCK, I/O A3 I/O I/O A4 I/O I/O A5 I/O I/O A6 I/O I/O A7 I/O I/O A8 I/O I/O A9 CLKB CLKB ...

Page 95

FBGA A54SX16A A54SX32A Pin Number Function Function E11 I/O I/O E12 I/O I/O E13 NC I/O E14 I/O I/O E15 I/O I/O E16 I/O I/O F1 I/O I/O F2 I/O I/O F3 I/O I/O F4 TMS TMS F5 I/O ...

Page 96

SX-A Family FPGAs 256-Pin FBGA A54SX16A A54SX32A Pin Number Function Function K5 I/O I CCI K7 GND GND K8 GND GND K9 GND GND K10 GND GND K11 V V CCI K12 I/O I/O K13 I/O I/O ...

Page 97

FBGA A54SX16A A54SX32A Pin Number Function Function P15 I/O I/O P16 I/O I/O R1 I/O I/O R2 GND GND R3 I/O I I/O R5 I/O I/O R6 I/O I/O R7 I/O I/O R8 I/O I/O R9 HCLK ...

Page 98

SX-A Family FPGAs 484-Pin FBGA 11121314 15161718 19 20212223 242526 ...

Page 99

FBGA Pin A54SX32A A54SX72A Number Function Function NC* I/O A4 NC* I/O A5 NC* I/O A6 I/O I/O A7 I/O I/O A8 I/O I/O A9 I/O I/O A10 I/O I/O A11 NC* ...

Page 100

SX-A Family FPGAs 484-Pin FBGA Pin A54SX32A A54SX72A Number Function Function AD18 I/O I/O AD19 I/O I/O AD20 I/O I/O AD21 I/O I/O AD22 I/O I/O AD23 V V CCI CCI AD24 NC* I/O AD25 NC* I/O AD26 NC* I/O ...

Page 101

FBGA Pin A54SX32A A54SX72A Number Function Function C19 I/O I/O C20 V V CCI CCI C21 I/O I/O C22 I/O I/O C23 I/O I/O C24 I/O I/O C25 NC* I/O C26 NC* I/O D1 NC* I/O D2 TMS TMS ...

Page 102

SX-A Family FPGAs 484-Pin FBGA Pin A54SX32A A54SX72A Number Function Function K10 GND GND K11 GND GND K12 GND GND K13 GND GND K14 GND GND K15 GND GND K16 GND GND K17 GND GND K22 I/O I/O K23 I/O ...

Page 103

FBGA Pin A54SX32A A54SX72A Number Function Function T3 I/O I/O T4 I/O I/O T5 I/O I/O T10 GND GND T11 GND GND T12 GND GND T13 GND GND T14 GND GND T15 GND GND T16 GND GND T17 GND ...

Page 104

...

Page 105

... RoHS information was added to the February 2005 The "Programming" section v5.0 Revised Table 1 and the timing data to reflect the phase out of the –3 speed grade for the A54SX08A device. The "Thermal Characteristics" section The "176-Pin TQFP" The "484-Pin FBGA" v4.0 The "Temperature Grade Offering" ...

Page 106

SX-A Family FPGAs Previous Version Changes in Current Version ( v4.0 Table 2-12 was updated. (continued) The was updated. The "Sample Path Calculations" Table 2-13 was updated. Table 2-13 was updated. All timing tables were updated. v3.0 The ...

Page 107

Datasheet Categories In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows: ...

Page 108

... Actel and the Actel logo are registered trademarks of Actel Corporation. Actel and the Actel logo are registered trademarks of Actel Corporation. All other trademarks are the property of their owners. All other trademarks are the property of their owners. Actel Corporation Actel Europe Ltd. ...