A1225A Actel Corporation, A1225A Datasheet
A1225A
Available stocks
Related parts for A1225A
A1225A Summary of contents
Page 1
... Two In-Circuit Diagnostic Probe Pins Support Speed Analysis to 50 MHz • Two High-Speed, Low-Skew Clock Networks • I/O Drive • Nonvolatile, User Programmable • Logic Fully Tested Prior to Shipment • 1.0-micron CMOS Technology A1225A A1240A 2,500 4,000 6,250 10,000 63 100 ...
Page 2
The ACT™ 2 family represents Actel’s second generation of field programmable gate arrays (FPGAs). The ACT 2 family presents a two-module architecture, consisting of C-modules and S-modules. These modules are optimized ...
Page 3
... A1225A Device 100-pin Ceramic Pin Grid Array (PG) 100-pin Plastic Quad Flat Pack (PQ) 100-pin Very Thin (1.0 mm) Quad Flat Pack (VQ) 84-pin Plastic Leaded Chip Carrier (PL) A1240A Device 132-pin Ceramic Pin Grid Array (PG) 176-pin Thin (1 ...
Page 4
Abs axim ngs Free air temperature range Symbol Parameter V DC Supply Voltage –0.5 to +7.0 ...
Page 5
The device junction ...
Page 6
... Average second routed array clock rate in MHz q2 Fi xed Ca paci ta nce Val ues fo r Act (pF ) Device Type A1225A A1240A A1280A D et erm i nin chi quenc y 5.8 To determine the switching frequency for a design, you must 12 ...
Page 7
Input Delays I/O Module INYL IRD2 ...
Page 8
put Buf lay GND 50% 50 1.5 V PAD 1 ...
Page 9
...
Page 10
Inpu t Buffe r Lat che s DATA PAD CLK DATA G CLK Out put B uffer ...
Page 11
...
Page 12
(Worst-Case Commercial Conditions Logic Module Propagation Delays Parameter Description t Single Module PD1 t Sequential Clk to Q ...
Page 13
...
Page 14
cia l Cond it ion s) Output Module Timing ...
Page 15
(Worst-Case Commercial Conditions Logic ...
Page 16
cia l Cond it ion s) Input Module Propagation ...
Page 17
...
Page 18
(Worst-Case Commercial Conditions Logic Module Propagation Delays Parameter Description t Single Module PD1 t Sequential Clk to Q ...
Page 19
...
Page 20
cia l Cond it ion s) Output Module Timing ...
Page 21
CLKA Clock A (Input) TTL Clock input for clock distribution networks. The Clock input is buffered ...
Page 22
... 84 Signal A1225A Function 2 CLKB, I/O 4 PRB, I/O 6 GND 10 DCLK, I/O 12 MODE 22 VCC 23 VCC 28 GND Notes: 1. All unlisted pin numbers are user I/Os. 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage, otherwise it can be terminated directly to GND. ...
Page 23
... 84 Signal A1225A Function 43 VCC 49 GND 63 GND 64 VCC 65 VCC 70 GND 76 SDI, I/O 81 PRA, I/O 83 CLKA, I/O 84 VCC Notes: 1. All unlisted pin numbers are user I/Os. 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage, otherwise it can be terminated directly to GND. ...
Page 24
... All unlisted pin numbers are user I/Os. 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage, otherwise it can be terminated directly to GND. 24 (cont i nued) 100-Pin PQFP Pin Number v4.0 ™ A1225A Function 66 VCC 67 VCC 72 GND 79 SDI, I/O 84 GND 87 ...
Page 25
144 (cont i nued) 144-Pin ...
Page 26
Pin Number A1240A Function 2 MODE 9 GND 10 GND 11 GND 18 VCC 19 VCC 20 VCC 21 VCC 28 GND 29 GND 30 GND 44 GND 45 GND 46 GND 54 VCC ...
Page 27
160 160 1 (cont i ...
Page 28
Pin Number A1280A Function 2 DCLK, I/O 6 VCC 11 GND 16 PRB, I/O 18 CLKB, I/O 20 VCC 21 CLKA, I/O 23 PRA, I/O 30 GND 35 VCC 38 SDI, I/O 40 GND ...
Page 29
... GND 63 VCC 64 VCC Notes: 1. All unlisted pin numbers are user I/Os. 2. MODE pin should be terminated to GND through a 10K resistor to enable Actionprobe usage, otherwise it can be terminated directly to GND. (cont i nued) 100-Pin VQFP Pin Number v4.0 A1225A Function 65 VCC 70 GND 77 SDI, I/O 82 GND 85 PRA, I/O 87 CLKA, I/O 88 VCC ...
Page 30
176 176 1 30 (cont i nued) 176-Pin TQFP v4.0 ™ ...
Page 31
176 Pin Number A1240A Function 1 GND 2 MODE GND 19 NC ...
Page 32
172 CQF P Pin #1 Index 1 172-Pin CQFP Pin Number A1280A Function 1 MODE 7 GND 12 VCC 17 GND 22 ...
Page 33
... 100-Pin F CPGA Orientation Pin Pin Number v4 A1225A Function E11 VCC F3 VCC F9 VCC F10 VCC F11 GND G1 VCC G3 GND G9 GND J5 GND J7 GND K6 VCC 33 ...
Page 34
132 Pin Number A1240A Function A1 MODE ...
Page 35
176 ...
Page 36
The following table lists critical changes that were made in the current version of the document. Previous version Changes in current version (production (unmarked) v4.0.1–web-only) In the 176-Pin CPGA package, ...
Page 37
v4.0 37 ...
Page 38
... Actel and the Actel logo are registered trademarks of Actel Corporation. All other trademarks are the property of their owners. Actel Europe Ltd. Daneshill House, Lutyens Close Basingstoke, Hampshire RG24 8AG United Kingdom Tel: +44 (0)1256 305600 Fax: +44 (0)1256 355420 http://www.actel.com Actel Corporation ...