A1020B

Manufacturer Part NumberA1020B
ManufacturerActel Corporation
A1020B datasheet
 


1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
Page 15/24:

A CT Timi ng C ha ra ct er i s t i cs

Download datasheet (163Kb)Embed
PrevNext
A CT 1 Timi ng C ha ra ct er i s t i cs
(Worst-Case Commercial Conditions, V
Logic Module Propagation Delays
Parameter
Description
t
Single Module
PD1
t
Dual Module Macros
PD2
t
Sequential Clk to Q
CO
t
Latch G to Q
GO
t
Flip-Flop (Latch) Reset to Q
RS
2
Predicted Routing Delays
t
FO=1 Routing Delay
RD1
t
FO=2 Routing Delay
RD2
t
FO=3 Routing Delay
RD3
t
FO=4 Routing Delay
RD4
t
FO=8 Routing Delay
RD8
3
Sequential Timing Characteristics
t
Flip-Flop (Latch) Data Input Setup
SUD
4
t
Flip-Flop (Latch) Data Input Hold
HD
t
Flip-Flop (Latch) Enable Setup
SUENA
t
Flip-Flop (Latch) Enable Hold
HENA
t
Flip-Flop (Latch) Clock Active Pulse
WCLKA
Width
t
Flip-Flop (Latch)
WASYN
Asynchronous Pulse Width
t
Flip-Flop Clock Input Period
A
f
Flip-Flop (Latch) Clock
MAX
Frequency (FO = 128)
Notes:
1.
V
= 3.0 V for 3.3V specifications.
CC
2.
Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device
performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based
on actual routing delay measurements performed on the device prior to shipment.
3.
Setup times assume fanout of 3. Further testing information can be obtained from the DirectTime Analyzer utility.
4.
The Hold Time for the DFME1A macro may be greater than 0 ns. Use the Designer 3.0 or later Timer to check the Hold Time for this macro.
1
= 4.75 V, T
= 70 C)
CC
J
‘–3’ Speed
‘–2’ Speed
‘–1’ Speed ‘Std’ Speed 3.3 V Speed
Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Units
2.9
3.4
3.8
6.8
7.8
8.8
2.9
3.4
3.8
2.9
3.4
3.8
2.9
3.4
3.8
0.9
1.1
1.2
1.4
1.7
1.9
2.1
2.5
2.8
3.1
3.6
4.1
6.6
7.7
8.7
5.5
6.4
7.2
0.0
0.0
0.0
5.5
6.4
7.2
0.0
0.0
0.0
6.8
8.0
9.0
6.8
8.0
9.0
14.2
16.7
18.9
70
60
53
A C T
1 S eri es FPG As
4.5
6.5
ns
10.4
15.1
ns
4.5
6.5
ns
4.5
6.5
ns
4.5
6.5
ns
1.4
2.0
ns
2.2
3.2
ns
3.3
4.8
ns
4.8
7.0
ns
10.2
14.8
ns
8.5
10.0
ns
0.0
0.0
ns
8.5
10.0
ns
0.0
0.0
ns
10.5
9.8
ns
10.5
9.8
ns
22.3
20.0
ns
45
50
MHz
1-297