F65510 Intel Corporation, F65510 Datasheet - Page 10

no-image

F65510

Manufacturer Part Number
F65510
Description
Controllers, Flat Panel VGA Controller
Manufacturer
Intel Corporation
Datasheet
string(70) "Class: /home/ecomp/master.elcodis.git/htdocs/inc/../Doc.php not found!" string(70) "Class: /home/ecomp/master.elcodis.git/htdocs/inc/../Doc.php not found!" string(70) "Class: /home/ecomp/master.elcodis.git/htdocs/inc/../Doc.php not found!" string(70) "Class: /home/ecomp/master.elcodis.git/htdocs/inc/../Doc.php not found!"
Revision 0.7
The clock "doubling" feature may be enabled by
connecting MA4 to ground with a pull-down
resistor of 1.5K ohms at reset.
especially useful for low-power/high-integration
applications where a single clock source is used for
the entire system.
MIXED VOLTAGE OPERATION
The 65510 provides three power planes: Internal
logic and memory power, bus power, and display
power. The internal logic and memory power plane
is represented by pins 38 and 88 (VCCM) on
F65510, the bus power plane by pin 13 (VCCB) on
F65510 and the display power plane by pin 63
(VCCD) on F65510. The 65510 provides "mixed"
voltage operation where the different power planes
may each be run at 3.3V or 5V. The following
table shows the VCC pin and the corresponding
pins covered:
ADVANCED POWER MANAGEMENT
Normal Operating Mode
The 65510 is a full-custom, sub-micron CMOS
integrated circuit optimized for low power
consumption during normal operation. The 65510
provides CAS-before-RAS refresh cycles for the
DRAM video memory.
VCC Pin on
T65510 PIN#
F65510
38, 88
13
63
51
50
62
63
53
54
55
56
57
58
59
60
®
Internal Logic
and Memory
Power Plane
F65510 PIN#
Display
Bus
53
52
64
65
55
56
57
58
59
60
61
62
The 65510 provides
Pins Covered
This feature is
SIGNAL NAME
66 - 96
98-100
50-65
1-49
ACDCLK
SHFCLK
FLM
LP
P0
P1
P2
P3
P4
P5
P6
P7
6
Inactive - driven low Tristated (Weak Pull-up)
Inactive - driven low Tristated (Weak Pull-up)
Inactive - driven low Tristated (Weak Pull-up)
Inactive - driven low Tristated (Weak Pull-up)
Inactive - driven low Tristated (Weak Pull-up)
Inactive - driven low Tristated (Weak Pull-up)
Inactive - driven low Tristated (Weak Pull-up)
Inactive - driven low Tristated (Weak Pull-up)
Inactive - driven low Tristated (Weak Pull-up)
Inactive - driven low Tristated (Weak Pull-up)
Inactive - driven low Tristated (Weak Pull-up)
Inactive - driven low Tristated (Weak Pull-up)
"mixed" 3.3 V and 5.0 V operation by providing
dedicated VCC pins for the 65510's internal logic,
bus interface, and flat panel interface.
dedicated VCC can be either 3.3 V or 5.0 V, such
that the 65510 internal logic and the memory inter-
face can operate at 3.3 V and the bus interface and
panel interface can independently operate at either
3.3 V or 5.0 V. A minimum, yet flexible, clock
architecture is used to save power -- a single, fixed-
frequency clock input provides the 65510's memory
clock, and the 65510's internal rate multiplier
function provides a programmable dot clock based
on the memory clock. The 65510's performance-
enhancement features minimize the memory clock
frequency (and thus power consumption) required
to achieve a certain performance level. The 65510's
proprietary gray scaling algorithm produces a
flicker-free display with a minimum dot clock and
panel vertical refresh rate.
consumption of the controller, video memory and
flat panel all increase linearly with dot clock
frequency and panel vertical refresh rate). In order
to minimize power consumption by minimizing the
internal
monochrome LCD, EL, and plasma flat panels.
Panel Off
In the Panel Off mode of operation, the 65510 turns
off the flat panel, and generates panel power
sequencing. The VGA sub-system remains active,
such that the CPU can read/write video memory and
I/O registers. The 65510's dot clock can be reduced
significantly, saving power.
activated by programming Extended Register XR52
bit-3. XR52 bit-5 provides the option of either tri-
stating all the video interface signals or forcing
them into an inactive state as shown in the table
below:
XR52 Bit 5 = 0
logic,
SIGNAL STATUS
the
65510
XR52 Bit 5 = 1
Preliminary 65510
(Note:
Panel Off mode is
supports
Introduction
the power
Each
only

Related parts for F65510