F65510

Manufacturer Part NumberF65510
DescriptionControllers, Flat Panel VGA Controller
ManufacturerIntel Corporation
F65510 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
Page 101
102
Page 102
103
Page 103
104
Page 104
105
Page 105
106
Page 106
107
Page 107
108
Page 108
109
Page 109
110
Page 110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
Page 103/154

Download datasheet (2Mb)Embed
PrevNext
®
VERTICAL LINE REPLICATION REGISTER
(XR5A)
Read/Write at I/O Address 3B7h/3D7h
Index 5Ah
D7 D6 D5 D4 D3 D2 D1 D0
Line Replication Height
Reserved
This register is used in text or graphics modes when
vertical line replication is enabled.
3-0
Vertical Line Replication Height
(VLRH)
Programmed Value = Number of Lines
Between Replicated Lines – 1
Double scanned lines are also counted.
In other words, if this field is programmed
with '7', every 8th line will be replicated.
7-4
Reserved (0)
Revision 0.7
PANEL POWER SEQUENCING
DELAY REGISTER (XR5B)
Read/Write at I/O Address 3B7h/3D7h
Index 5Bh
D7 D6 D5 D4 D3 D2 D1 D0
This register is used to generate programmable
sequencing of the ENAVDD, Panel Data/Control
and ENAVEE signals. This register defaults to a
value of 81h on RESET.
3-0
Power-Down Delay
The value programmed determines the
delay between each of the following events:
ENAVEE going low, panel data/control
signals becoming 3-state, and ENAVDD
going low during Power Down. The delay
is generated by dividing the CLKIN
frequency by a divisor generated by
programming this nibble. Each increment
corresponds to a value of 2 20 or 1,048,576.
The maximum and minimum divisors are
2 24 or 16,777,216 and 2 20 or 1,048,576
respectively.
For CLKIN of 33 MHz,
minimum and maximum delays are 31.8
mS and 508.4 mS respectively.
7-4
Power-Up Delay
The value programmed determines the
delay between each of the following events:
ENAVDD going high, panel data/control
signals becoming active, and ENAVEE
signal going high during Power Up . The
delay is generated by dividing the CLKIN
frequency by a divisor generated by
programming this nibble. Each increment
corresponds to a value of 2 17 or 131,072.
The maximum and minimum divisors are
2 21 or 2,097,152
respectively.
For CLKIN of 33 MHz,
minimum & maximum delays are 3.971 mS
and 63.5 mS respectively.
99
Extension Registers
Delay value for Pwr Down
Delay Value for Pwr Up
and 2 17 or 131,072
Preliminary 65510