F65510

Manufacturer Part NumberF65510
DescriptionControllers, Flat Panel VGA Controller
ManufacturerIntel Corporation
F65510 datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
Page 101
102
Page 102
103
Page 103
104
Page 104
105
Page 105
106
Page 106
107
Page 107
108
Page 108
109
Page 109
110
Page 110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
Page 108/154:

FP VERTICAL SYNC START REGISTER

Download datasheet (2Mb)Embed
PrevNext
®
FP VERTICAL SYNC START
REGISTER (XR66)
Read/Write at I/O Address 3B7h/3D7h
Index 66h
D7 D6 D5 D4 D3 D2 D1 D0
FP Alternate VSync Start
This register is used in all modes.
7-0
FP Alternate Vertical Sync Start
The contents of this register are the 8 low
order bits of a 10-bit value. Bits 9 and 10
are defined in XR65. This value defines the
scan line position at which vertical sync
becomes active. Similar to CR10.
Programmed Value = Actual Value – 1
Revision 0.7
FP VERTICAL SYNC END
REGISTER (XR67)
Read/Write at I/O Address 3B7h/3D7h
Index 67h
D7 D6 D5 D4 D3 D2 D1 D0
This register is used in all modes.
3-0
FP Alternate Vertical Sync End
The lower 4 bits of the scan line count that
defines the end of vertical sync. Similar to
CR11. If the vertical sync width desired is
N lines, the programmed value is:
(contents of XR66 + N) ANDed with 0FH
7-4
Reserved (0)
104
Extension Registers
FP Alt Vsync End
Reserved
Preliminary 65510