F65510

Manufacturer Part NumberF65510
DescriptionControllers, Flat Panel VGA Controller
ManufacturerIntel Corporation
F65510 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
Page 131
132
Page 132
133
Page 133
134
Page 134
135
Page 135
136
Page 136
137
Page 137
138
Page 138
139
Page 139
140
Page 140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
Page 135/154:

Flat Panel Pixel Timing

Download datasheet (2Mb)Embed
PrevNext
®
This section shows detailed timing diagrams for the
65510 outputting data and control sequences to a
variety of panel types. The 65510 is a highly
configurable controller which can interface to
virtually all existing monochrome LCD, EL, and
Plasma panels. The panel types supported are:
Dual panel-Double drive (DD)
- 8 pixels/clock, 1 bit/pixel
Dual panel-Single drive (DS)
- 1 pixel/clock, 6 bits/pixel
- 2 pixels/clock, 4 bits/pixel
- 4 pixels/clock, 2 bits/pixels
- 8 pixels/clock, 1 bit/pixel
Single panel-Single drive (SS)
- 1 pixel/clock, 6 bits/pixel
- 2 pixels/clock, 4 bits/pixel
- 4 pixels/clock, 2 bits/pixels
- 8 pixels/clock, 1 bit/pixel
The panel type (PT) is determined by XR51 bits 1-0:
00 Single panel-Single drive (SS)
10 Dual panel-Single drive (DS)
11 Dual panel-Double drive (DD)
The 65510 provide 4, 8 and 16 level Frame Rate
Control (FRC) techniques to generate multiple gray
levels on monochrome panels.
The FRC selected is determined by XR50 bits 1-0:
00 8-frame FRC
01 16-frame FRC
10 4-frame FRC
The 65510 can be programmed to output 1 pixel per
shift clock, 2 pixels per shift clock, 4 pixels per shift
clock or 8 pixels per shift clock. This is achieved by
programming the frequency ratio between the dot
clock and the shift clock.
Revision 0.7

Flat Panel Pixel Timing

The shift clock divide (CD) is set by XR50 bits 5-4:
00 shift clock = dot clock; 1 pixel/shift clock
01 shift clock = dot clock/2; 2 pixels/shift clock
10 shift clock = dot clock/4; 4 pixels/shift clock
11 shift clock = dot clock/8; 8 pixels/shift clock
Pixel output timings are shown for the following
panel configurations:
1) Dual Panel-Double Drive 640x480
Monochrome LCD Panel
8 pixels/shift clock, 1bit/pixel
CD = 10 (with Frame Accelerator)
CD = 11 (without Frame Accelerator)
FRC = 00, 01, 10, 11
PT = 11
2) Dual Panel-Single Drive 640x480
Monochrome LCD Panel
4 pixels/shift clock, 2 bits/pixel
CD = 10
FRC = 00, 01, 10
PT = 10
3) Single Panel-Single Drive Plasma/EL Panel
2 Pixels/Shift Clock, 4 Bits/pixel Interface
CD = 01
FRC = 11
PT = 00
131

Flat Panel Pixel Timing

Preliminary
65510