F65510

Manufacturer Part NumberF65510
DescriptionControllers, Flat Panel VGA Controller
ManufacturerIntel Corporation
F65510 datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
Page 39/154:

General Control & Status Registers

Download datasheet (2Mb)Embed
PrevNext
®

General Control & Status Registers

Register
Mnemonic
Register Name
ST00
Input Status 0
ST01
Input Status 1
FCR
Feature Control
MSR
Miscellaneous Output
INPUT STATUS REGISTER 0 (ST00)
Read only at I/O Address at 3C2h
D7 D6 D5 D4 D3 D2 D1 D0
Reserved
Switch Sense
Reserved
CRT Interrupt Pending
3-0
Reserved (0)
4
Switch Sense
This bit returns the Status of the SENSE pin
or the Virtual Switch Register (XR1F)
output if enabled by XR1F bit-7 or the
output of the internal comparator if enabled
by XR06 bit-4 (Sense Source). XR1F bit-7
takes priority over the other settings if set.
6-5
Reserved
These bits read back 00 in PC and PI bus
configurations and 11 in MC configuration.
7
CRT Interrupt Pending
0 Indicates no CRT interrupt is pending
1 Indicates a CRT interrupt is waiting to
be serviced
Revision 0.7
I/O
Index
Access
Address
R
3C2h
R
3BAh/3DAh
W
3BAh/3DAh
R
3CAh
W
3C2h
R
3CCh
INPUT STATUS REGISTER 1 (ST01)
Read only at I/O Address 3BAh/3DAh
D7 D6 D5 D4 D3 D2 D1 D0
0
Display Enable/HSYNC Output
The functionality of this bit is controlled by
the Emulation Mode register (XR14 bit-4).
0 Indicates DE or HSYNC inactive
1 Indicates DE or HSYNC active
2-1
Reserved (0)
3
Vertical Retrace/Video
The functionality of this bit is controlled by
the Emulation Mode register (XR14 bit-5).
0 Indicates VSYNC or video inactive
1 Indicates VSYNC or video active
5-4
Video Feedback 1, 0
These are diagnostic video bits which are
selected via the Color Plane Enable Register.
6
Reserved (0)
7
Vsync Output
The functionality of this bit is controlled by
the Emulation Mode register (XR14 bit-6).
It reflects the active status of the VSYNC
output: 0=inactive, 1=active.
35
General Control Registers
Protect
Group
Page
35
35
5
36
5
36
DE/Hsync Output
Reserved
Vertical Retrace/Video
Video Feedback
Reserved
Vsync Output
Preliminary 65510