F65510

Manufacturer Part NumberF65510
DescriptionControllers, Flat Panel VGA Controller
ManufacturerIntel Corporation
F65510 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
Page 46/154

Download datasheet (2Mb)Embed
PrevNext
®
SEQUENCER CLOCKING MODE
REGISTER (SR01)
Read/Write at I/O Address 3C5h
Index 01h
Group 1 Protection
D7 D6 D5 D4 D3 D2 D1 D0
8/9 Dot Clocks
Reserved
Shift Load
Input Clock Divide
Shift 4
Screen Off
Reserved
0
8/9 Dot Clocks
This bit determines whether a character
clock is 8 or 9 dot clocks long.
0 Select 9 dots/character clock
1 Select 8 dots/character clock
1
Reserved (0)
2
Shift Load
0 Load video data shift registers every
character clock
1 Load video data shift registers every
other character clock
Bit-4 of this register must be 0 for this bit to
be effective.
3
Input Clock Divide
0 Sequencer master clock output on the
PCLK pin (used for 640 (720) pixel
modes)
1 Master clock divided by 2 output on
the PCLK pin (used for 320 (360)
pixel modes)
4
Shift 4
0 Load video shift registers every 1 or 2
character clocks (depending on bit-2
of this register)
1 Load shift registers every 4th character
clock.
5
Screen Off
0 Normal Operation
1 Disable video output and assign all
display memory bandwidth for CPU
accesses
7-6
Reserved (0)
Revision 0.7
SEQUENCER PLANE/MAP MASK
REGISTER (SR02)
Read/Write at I/O Address 3C5h
Index 02h
Group 1 Protection
D7 D6 D5 D4 D3 D2 D1 D0
3-0
Color Plane Enable
0 Write protect corresponding color
plane
1 Allow write to corresponding
color plane.
In Odd/Even and Quad modes, these bits
still control access to the corresponding
color plane.
7-4
Reserved (0)
42
Sequencer Registers
Color Plane Enable
Reserved
Preliminary 65510