F65510

Manufacturer Part NumberF65510
DescriptionControllers, Flat Panel VGA Controller
ManufacturerIntel Corporation
F65510 datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
Page 54/154:

MAXIMUM SCAN LINE REGISTER

Download datasheet (2Mb)Embed
PrevNext
®
PRESET ROW SCAN REGISTER (CR08)
Read/Write at I/O Address 3B5h/3D5h
Index 08h
Group 3 Protection
D7 D6 D5 D4 D3 D2 D1 D0
Start Row Scan Count
Byte Panning Control
Reserved
4-0
Start Row Scan Count
These bits specify the starting row scan
count after each vertical retrace.
horizontal retrace increments the character
row scan line counter. The horizontal row
scan counter is cleared at maximum row
scan count during active display.
register is used for soft scrolling in text
modes.
6-5
Byte Panning Control
These bits specify the lower order bits for
the display start address. They are used for
horizontal panning in Odd/Even and Quad
modes.
7
Reserved (0)
Revision 0.7
MAXIMUM SCAN LINE REGISTER (CR09)
Read/Write at I/O Address 3B5h/3D5h
Index 09h
Group 2 Protection on bits 0-4
Group 4 Protection on bits 5-7
D7 D6 D5 D4 D3 D2 D1 D0
4-0
Scan Lines Per Row
These bits specify the number of scan lines
Every
in a row:
Programmed Value = Actual Value + 1
5
Vertical Blank Start Register Bit 9
This
6
Line Compare Register Bit 9
7
Double Scan
0 Normal Operation
1 Enable scan line doubling
The vertical parameters in the CRT
Controller (even for a split screen) are not
affected, only the CRTC row scan counter
(bits 0-4 of this register) and display
memory addressing screen refresh are
affected.
50
CRT Controller Registers
Scan Lines Per Row
V Blank Start Bit 9
Line Compare Bit 9
Double Scan
Preliminary 65510