F65510

Manufacturer Part NumberF65510
DescriptionControllers, Flat Panel VGA Controller
ManufacturerIntel Corporation
F65510 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
Page 63/154:

Graphics Controller Registers

Download datasheet (2Mb)Embed
PrevNext
®
Register
Mnemonic
Register Name
GRX
Graphics Index
GR00
Set/Reset
GR01
Enable Set/Reset
GR02
Color Compare
GR03
Data Rotate
GR04
Read Map Select
GR05
Graphics mode
GR06
Miscellaneous
GR07
Color Don't Care
GR08
Bit Mask
GRAPHICS CONTROLLER
INDEX REGISTER (GRX)
Write only at I/O Address 3CEh
Group 1 Protection
D7 D6 D5 D4 D3 D2 D1 D0
Index to Graphics
Controller Data
Registers
Reserved
3-0
4-bit Index to Graphics Controller
Registers
7-4
Reserved (0)
Revision 0.7

Graphics Controller Registers

Index
00h
01h
02h
03h
04h
05h
06h
07h
08h
SET/RESET REGISTER (GR00)
Read/Write at I/O Address 3CFh
Index 00h
Group 1 Protection
D7 D6 D5 D4 D3 D2 D1 D0
The SET/RESET and ENABLE SET/RESET
registers are used to 'expand' 8 bits of CPU data to
32 bits of display memory.
3-0
7-4
59

Graphics Controller Registers

I/O
Protect
Access
Address
Group
RW
3CEh
1
RW
3CFh
1
RW
3CFh
1
RW
3CFh
1
RW
3CFh
1
RW
3CFh
1
RW
3CFh
1
RW
3CFh
1
RW
3CFh
1
RW
3CFh
1
Set/Reset Bit 0
Set/Reset Bit 1
Set/Reset Bit 2
Set/Reset Bit 3
Reserved
Set / Reset Planes 3-0
When the Graphics Mode register selects
Write Mode 0, all 8 bits of each display
memory plane are set as specified in the
corresponding bit in this register.
Enable Set/Reset register (GR01) allows
selection of some of the source of data to be
written to individual planes. In Write Mode
3 (see GR05), these bits determine the color
value.
Reserved (0)
Preliminary 65510
Page
59
59
60
60
61
61
62
64
64
65
The