F65510

Manufacturer Part NumberF65510
DescriptionControllers, Flat Panel VGA Controller
ManufacturerIntel Corporation
F65510 datasheet
 


1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
Page 9/154:

Introduction

Download datasheet (2Mb)Embed
PrevNext
®
The 65510 VGA flat panel controller provides a
very low power consumption, minimum-chip-
count/board-space, low-cost graphics solution for
inexpensive notebook, sub-notebook, hand-held,
and pen-based portable PCs and word processors.
The 65510 requires only a single 256Kx16 DRAM
and single clock input, such that a complete VGA
subsystem can be implemented with just two ICs.
The 65510 employs separate address and data buses
and direct flat panel drive capability, so that no
external transceivers or buffers are required.
The 65510 employs a variety of advanced power
management features to reduce power consumption
of the display subsystem and extend battery life.
The 65510's internal logic, memory interface, bus
interface,
and
flat
panel
independently configured to operate at either 3.3V
or 5V. The 65510 is optimized for minimum power
consumption during normal operation and two
power-saving modes -- Panel Off and Standby.
The 65510 supports a wide variety of monochrome
Single-Panel, Singe-Drive (SS) and Dual-Panel,
Dual-Drive (DD) STN LCDs, TFT LCDs, EL and
plasma panels with up to 64 gray scales at 640x480
resolution.
The 65510 provides a variety of
programmable features to optimize display quality,
such as Vertical and Horizontal Compensation,
SMARTMAP™,
Text
Enhancement,
selectable color to gray scale reduction techniques,
and a polynomial FRC gray scale algorithm, which
reduces flicker on fast response "mouse quick"
LCDs without increasing the LCD's vertical refresh
rate.
The 65510 is fully compatible with the VGA
graphics standard at the register, gate, and BIOS
levels.
The 65510 provides full backwards
compatibility with the EGA, CGA, MDA, and
Hercules graphics standards without using NMIs.
CHIPS' and third-party vendors supply fully VGA-
compatible BIOS's, end-user utilities, and drivers
for common application programs (e.g., Windows,
OS/2, Word Perfect, Lotus, etc.). CHIPS' drivers
for Windows include a Big Cursor (to increase the
cursor's legibility on monochrome flat panels), a
panning/scrolling driver (to increase performance),
and a high performance 32-bit linear addressing
driver for the 640x480x256 color mode.
Revision 0.7

Introduction

MINIMUM CHIP COUNT / BOARD SPACE
The 65510 provides a minimum chip count/board
space, low-cost VGA sub-system.
integrates a versatile VGA flat panel controller and
256x18 VGA palette in a 100-pin plastic flat pack.
The 65510 requires a single 256Kx16 DRAM and
single clock input, such that a complete VGA sub-
system for motherboard applications can be
implemented with just two ICs. No external buffers
or glue logic are required for the 65510's bus
interface, memory interface, or panel interface. The
65510 employs separate address and data buses;
the data bus has 4/8 mA drive capability so that the
bus can be driven directly. The 65510 also provides
a direct interface to the flat panel with 4/8 mA drive
capability on the flat panel outputs.
interface
can
be
Display Memory Interface
The 65510 utilizes a single 256Kx16 DRAM for
video memory, resulting in a minimum chip
count/board space VGA sub-system (alternately,
four 256Kx4 DRAMs may be used for video
memory). The 65510 serves as a DRAM controller
for the system's video memory. It handles DRAM
refresh, fetches data from display memory as
required to refresh the flat panel, interfaces the CPU
to display memory, and supplies all necessary
DRAM control signals. Display memory control
three
signals are derived from the CLKIN clock input.
The 65510 supports either 2CAS/-1WE/ DRAMs or
1CAS/-2WE/ DRAMs. PCB designs may be set up
to accommodate either DRAM type; the 65510 may
be programmed to output control signals appropriate
to the DRAM installed.
Clock Selection
The 65510 requires only a single clock input on the
CLKIN pin.
provides the memory clock. The 65510's on-chip
rate multiplier internally divides the memory clock
to generate a fully programmable dot clock, such
that a wide variety of flat panel shift clock and
vertical refresh rates can be generated.
Clock Doubling
The 65510 provides the functionality to double the
input clock (CLKIN input) of 14.31818MHz to
internally generate MCLK and DCLK.
multiplier functionality is available to divide the
doubled input clock frequency to generate a variety
of dot clocks.
5

Introduction

The 65510
This fixed frequency clock input
Rate
Preliminary 65510